
6
LatticeEC Advanced Evaluation Board –
Lattice Semiconductor
Revision C User’s Guide
Table 8. sysIO Standards Supported per Bank
Description
Top Side
Banks 0-1
Right Side
Banks 2-3
Bottom Side
Banks 4-5
Left Side
Banks 6-7
Types of I/O Buffers
Single-ended
Single-ended and
Differential
Single-ended
Single-ended and
Differential
Output Standards
Supported
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
SSTL18 Class I
SSTL25 Class I, II
SSTL33 Class I, II
HSTL15 Class I, III
HSTL18_I, II, III
SSTL18D Class I,
SSTL25D Class I, II
SSTL33D Class I, II
HSTL15D Class I, III,
HSTL18D Class I, III
PCI33
LVDS25E
1
LVPECL
1
BLVDS
1
RSDS
1
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
SSTL18 Class I
SSTL25 Class I, II
SSTL33 Class I, II
HSTL15 Class I, III
HSTL18 Class I, II, III
SSTL18D Class I,
SSTL25D Class I, II
SSTL33D Class I, II
HSTL15D Class I, III
HSTL18D Class I, III
PCI33
LVDS
LVDS25E
1
LVPECL
1
BLVDS
1
RSDS
1
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
SSTL18 Class I
SSTL2 Class I, II
SSTL3 Class I, II
HSTL15 Class I, III
HSTL18 Class I, II, III
SSTL18D Class I,
SSTL25D Class I, II,
SSTL33D Class I, II
HSTL15D Class I, III
HSTL18D Class I, III
PCI33
LVDS25E
1
LVPECL
1
BLVDS
1
RSDS
1
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
SSTL18 Class I
SSTL2 Class I, II
SSTL3 Class I, II
HSTL15 Class I, III
HSTL18 Class I, II, III
SSTL18D Class I,
SSTL25D Class I, II,
SSTL33D_I, II
HSTL15D Class I, III
HSTL18D Class I, III
PCI33
LVDS
LVDS25E
1
LVPECL
1
BLVDS
1
RSDS
1
Inputs
All Single-ended,
Differential
All Single-ended,
Differential
All Single-ended,
Differential
All Single-ended,
Differential
Clock Inputs
All Single-ended,
Differential
All Single-ended,
Differential
All Single-ended,
Differential
All Single-ended,
Differential
PCI Support
PCI33 with clamp
PCI33 no clamp
PCI33 with clamp
PCI no clamp
LVDS Output Buffers
LVDS (3.5mA) Buffers
LVDS (3.5mA) Buffers
1. These differential standards are implemented by using complementary LVCMOS driver with external resistor pack.