Lambda SR1, Руководство по эксплуатации, Страница: 295 / 317

SR1 Reference 295
© 2014 Stanford Research Systems
kHz
If "Master Clock Jitter" is enabled on the Digital I/O panel than the master clock output will be jittered as
specified in the Output Impairment tab of the Digital I/O panel. If "Master Clock Jitter" is not selected,
the master clock output will reflect the nominal Output Sample Rate regardless of any jitter specified on
the Digital I/O panel.
P) Frame Sync Out
This TTL squarewave output signal is high when the digital audio output is outputting the first subframe of
each digital audio sample and lo when the output is outputting the second subframe of the sample.
Thus, it is a squarewave with the same frequency as the digital audio sampling frequency. This signal is
unaffected by any jitter selected on the impairment tab of the Digital I/O panel.
Q) Ext Ref In
Use this input to lock the SR1's internal clock to an external square wave reference signal.Configuration
of the clock reference is done on the
Clock Reference panel.
R) Video Reference In
Use this input to lock the SR1's internal clock to an external video (NTSC, PAL, or SECAM) signal.
Configuration of the clock reference is done on the
Clock Reference panel.
S) Ext. Trigger In
This TTL input triggers any analyzer configured to use "External Trigger." See " Common Analyzer
Features " for a complete description of the SR1's analyzer trigger modes. Note that there is only one
input for both analyzers.