26
Operations
The table summarizes SSI functionalities.
All SSI signals are routed to the 16-pin connector from FPGA,
enabling multi-module synchronization. ACL-eSSI-2/ACLeSSI-3/
ACL-eSSI-4 cables can be used to synchronize 2, 3, or 4 modules.
Table 3-5: SSI Signal Location and Pin Definition
3.7.1
Card Number Configuration
When multiple cards are used in a single chassis, card number
configuration via switch, as shown.
NOTE:
NOTE:
Different signals cannot be routed onto the same trigger bus
line.
SSI Timing Signal
Function
SSI Trig
Input/output trigger signal through SSI
Signal
Direction
Descr.
Pin
SSI Trig
Input/Output
Trigger signal through
SSI
1, 9,
11, 13,
15
GND
Ground
2, 4, 6,
8, 10,
12, 14,
16
Reserved
Input/Output
Reserved for future use 3, 5,7
Содержание PCIe-69834
Страница 2: ...ii Revision History Revision Release Date Description of Change s 2 00 June 3 2016 Initial Release...
Страница 8: ...viii List of Figures This page intentionally left blank...
Страница 10: ...x List of Tables This page intentionally left blank...
Страница 18: ...8 Introduction Figure 1 3 PCIe 69834 I O Array All I O connectors are SMB snap on...
Страница 20: ...10 Introduction This page intentionally left blank...
Страница 44: ...34 Operations This page intentionally left blank...
Страница 48: ...38 Calibration This page intentionally left blank...