Introduction
9
Table 1-2: PCIe-
Input
Faceplate
Label
Remark
Analog
CH0
Analog Input Channel
Analog
CH1
Analog
CH2
Analog
CH3
Ext. Digital
Trigger
TRG
External digital trigger input,
receiving trigger signal from
external instrument and initiating
acquisition
Ext. Reference
Clock Input
REF_CLK
(PCIe-
69834P
with PLL module
only)
REF_CLK can be used to receive
an external reference 10MHz clock
to generate ADC timebase. See
Section 3.5.2 External Reference
Clock (PCIe-
69834P
only)
Содержание PCIe-69834
Страница 2: ...ii Revision History Revision Release Date Description of Change s 2 00 June 3 2016 Initial Release...
Страница 8: ...viii List of Figures This page intentionally left blank...
Страница 10: ...x List of Tables This page intentionally left blank...
Страница 18: ...8 Introduction Figure 1 3 PCIe 69834 I O Array All I O connectors are SMB snap on...
Страница 20: ...10 Introduction This page intentionally left blank...
Страница 44: ...34 Operations This page intentionally left blank...
Страница 48: ...38 Calibration This page intentionally left blank...