
Pro II: Multi-IO-Module
Pro II-MIO-D12 Rev. E
ADwin
46
ADwin-Pro II
Hardware, manual Dec. 2018
The FIFO can be used either for edge detection on the OPT inputs or for level
output on TRA outputs.
Each channel is optically isolated from the system circuitry and from the other
inputs. All TRA and OPT channels use a common GND channel.
Fig. 32 – Pro II-MIO-D12 Rev. E: Block diagram optocouple inputs
The inputs are provided on the 25-pole D-Sub connector
Conn2
; pin assign-
ment see fig. 30.
The optically isolated input
OPT
11
can also be used as event input. If the event
input is enabled a trigger signal at the event input starts the externally triggered
ADbasic
process.
The inputs
OPT
0
…
OPT
2
can also be used as inputs of counter 2. It is techni-
cally permissable, to use both functions (optical input and timer) at the same
time.
SSI decoder
An incremental encoder with SSI interface can be connected to the decoder.
The signals are differential and have RS422/485 levels.
You can set the clock rate (6kHz … 12.5MHz) as well as the data resolution
(up to 32 bit) of the decoder via software.
Pin assignment of the decoder inputs see fig. 30. The input
SSI
IN+
/
-
can also
be used as
CLR/LATCH
input of counter 1. It is technically permissable, to use
both functions (SSI decoder and timer) at the same time.
A decoder either reads out an individual value (on request) or continuously pro-
vides the current value.
The SSI decoder can be set via software:
– clock rate can bes set to 6,1kHz…12,5MHz with
SSI_Set_Clock
.
– Resolution can be set up to 32 bitwith
SSI_Set_Bits
.
Counter block
The module Pro II-MIO-D12 Rev. E provides 2 configurable multi-purpose
counter blocks. Each counter block contains two 32-bit counters: First an
up/down counter or four edge evaluation for connection of encoders. Second,
a PWM counter to evaluate high and low times, duty cycle, or frequency. Both
counters of a block can be operated in parallel.
Counter 1 inputs run differential, counter 2 hsa optically isolated inputs (single
ended).
AD
win-Pro
II
Bus
...
..
..
..
0
11
Daten-
register
..
..
..
Ext. GND
Daten
EVENT
3k02
1k51
510
24V
12V
5V
3k02
1k51
510
24V
12V
5V