Glossary-3
GLOSSARY
deassert The
term
deassert refers to the act of making a signal
inactive (disabled). The polarity (high/low) is defined
by the signal name. Active-low signals are designated
by a pound symbol (#) suffix; active-high signals have
no suffix. To deassert RD# is to drive it high; to
deassert ALE is to drive it low.
doping
The process of introducing a periodic table Group III
or Group V element into a Group IV element (e.g.,
silicon). A Group III impurity (e.g., indium or
gallium) results in a p-type material. A Group V
impurity (e.g., arsenic or antimony) results in an n-
type material.
double word
A 32-bit unit of data. In memory, a double word
comprises four contiguous bytes.
dword
See double word.
edge-triggered
The mode in which a device or component recognizes
a falling edge (high-to-low transition), a rising edge
(low-to-high transition), or a rising or falling edge of
an input signal as the assertion of that signal. See also
level-triggered.
encryption array
An array of key bytes used to encrypt user code in the
on-chip code memory as that code is read; protects
against unauthorized access to user’s code.
EPROM
Erasable, programmable read-only memory
external address
A 16-bit or 17-bit address presented on the device
pins. The address decoded by an external device
depends on how many of these address bits the
external system uses. See also internal address.
FET
Field-effect transistor.
idle mode
The power conservation mode that freezes the core
clocks but leaves the peripheral clocks running.
input leakage
Current leakage from an input pin to power or ground.
integer
Any member of the set consisting of the positive and
negative whole numbers and zero.
internal address
The 24-bit address that the device generates. See also
external address.
Содержание 8XC251SA
Страница 2: ......
Страница 3: ...May 1996 8XC251SA 8XC251SB 8XC251SP 8XC251SQ Embedded Microcontroller User s Manual...
Страница 18: ......
Страница 19: ...1 Guide to This Manual...
Страница 20: ......
Страница 30: ......
Страница 31: ...2 Architectural Overview...
Страница 32: ......
Страница 41: ...3 Address Spaces...
Страница 42: ......
Страница 63: ...4 Device Configuration...
Страница 64: ......
Страница 81: ...5 Programming...
Страница 82: ......
Страница 102: ......
Страница 103: ...6 Interrupt System...
Страница 104: ......
Страница 120: ......
Страница 121: ...7 Input Output Ports...
Страница 122: ......
Страница 132: ......
Страница 133: ...8 Timer Counters and Watchdog Timer...
Страница 134: ......
Страница 153: ...9 Programmable Counter Array...
Страница 154: ......
Страница 170: ......
Страница 171: ...10 Serial I O Port...
Страница 172: ......
Страница 187: ...11 Minimum Hardware Setup...
Страница 188: ......
Страница 197: ...12 Special Operating Modes...
Страница 198: ......
Страница 206: ......
Страница 207: ...13 External Memory Interface...
Страница 208: ......
Страница 239: ...14 Programming and Verifying Nonvolatile Memory...
Страница 240: ......
Страница 250: ......
Страница 251: ...A Instruction Set Reference...
Страница 252: ......
Страница 390: ......
Страница 391: ...B Signal Descriptions...
Страница 392: ......
Страница 400: ......
Страница 401: ...C Registers...
Страница 402: ......
Страница 436: ......
Страница 437: ...Glossary...
Страница 438: ......
Страница 446: ......
Страница 447: ...Index...
Страница 448: ......
Страница 458: ......