SPI1_C1 field descriptions (continued)
Field
Description
When the FIFO is supported and enabled (FIFOMODE is 1): This bit enables the SPI to interrupt the CPU
when the receive FIFO is full. An interrupt occurs when the SPRF bit is set or the MODF bit is set.
0
Interrupts from SPRF and MODF are inhibited—use polling (when FIFOMODE is not present or is 0)
or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1)
1
Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or
Read FIFO Full Interrupts are enabled (when FIFOMODE is 1)
6
SPE
SPI System Enable
Enables the SPI system and dedicates the SPI port pins to SPI system functions. If SPE is cleared, the
SPI is disabled and forced into an idle state, and all status bits in the S register are reset.
0
SPI system inactive
1
SPI system enabled
5
SPTIE
SPI Transmit Interrupt Enable
When the FIFO is not supported or not enabled (FIFOMODE is not present or is 0): This is the interrupt
enable bit for SPI transmit buffer empty (SPTEF). An interrupt occurs when the SPI transmit buffer is
empty (SPTEF is set).
When the FIFO is supported and enabled (FIFOMODE is 1): This is the interrupt enable bit for SPI
transmit FIFO empty (SPTEF). An interrupt occurs when the SPI transmit FIFO is empty (SPTEF is set).
0
Interrupts from SPTEF inhibited (use polling)
1
When SPTEF is 1, hardware interrupt requested
4
MSTR
Master/Slave Mode Select
Selects master or slave mode operation.
0
SPI module configured as a slave SPI device
1
SPI module configured as a master SPI device
3
CPOL
Clock Polarity
Selects an inverted or non-inverted SPI clock. To transmit data between SPI modules, the SPI modules
must have identical CPOL values.
This bit effectively places an inverter in series with the clock signal either from a master SPI device or to a
slave SPI device. Refer to the description of “SPI Clock Formats” for details.
0
Active-high SPI clock (idles low)
1
Active-low SPI clock (idles high)
2
CPHA
Clock Phase
Selects one of two clock formats for different kinds of synchronous serial peripheral devices. Refer to the
description of “SPI Clock Formats” for details.
0
First edge on SPSCK occurs at the middle of the first cycle of a data transfer.
1
First edge on SPSCK occurs at the start of the first cycle of a data transfer.
1
SSOE
Slave Select Output Enable
This bit is used in combination with the Mode Fault Enable (MODFEN) field in the C2 register and the
Master/Slave (MSTR) control bit to determine the function of the SS pin.
0
When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave
mode, SS pin function is slave select input.
Table continues on the next page...
Memory map/register definition
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
476
Freescale Semiconductor, Inc.
Содержание MC9S08PT60
Страница 2: ...MC9S08PT60 Reference Manual Rev 4 08 2014 2 Freescale Semiconductor Inc...
Страница 34: ...MC9S08PT60 Reference Manual Rev 4 08 2014 34 Freescale Semiconductor Inc...
Страница 40: ...System clock distribution MC9S08PT60 Reference Manual Rev 4 08 2014 40 Freescale Semiconductor Inc...
Страница 120: ...Flash and EEPROM registers descriptions MC9S08PT60 Reference Manual Rev 4 08 2014 120 Freescale Semiconductor Inc...
Страница 200: ...Port data registers MC9S08PT60 Reference Manual Rev 4 08 2014 200 Freescale Semiconductor Inc...
Страница 228: ...System clock gating control registers MC9S08PT60 Reference Manual Rev 4 08 2014 228 Freescale Semiconductor Inc...
Страница 262: ...Human machine interfaces HMI MC9S08PT60 Reference Manual Rev 4 08 2014 262 Freescale Semiconductor Inc...
Страница 298: ...Functional Description MC9S08PT60 Reference Manual Rev 4 08 2014 298 Freescale Semiconductor Inc...
Страница 396: ...FTM Interrupts MC9S08PT60 Reference Manual Rev 4 08 2014 396 Freescale Semiconductor Inc...
Страница 440: ...Functional description MC9S08PT60 Reference Manual Rev 4 08 2014 440 Freescale Semiconductor Inc...
Страница 468: ...Initialization Application Information MC9S08PT60 Reference Manual Rev 4 08 2014 468 Freescale Semiconductor Inc...
Страница 570: ...Application information MC9S08PT60 Reference Manual Rev 4 08 2014 570 Freescale Semiconductor Inc...
Страница 648: ...Memory map and register description MC9S08PT60 Reference Manual Rev 4 08 2014 648 Freescale Semiconductor Inc...
Страница 676: ...Resets MC9S08PT60 Reference Manual Rev 4 08 2014 676 Freescale Semiconductor Inc...