Freescale Semiconductor MC9S08PT60, Справочное руководство

Страница: 109 / 679

4.6 Flash and EEPROM registers descriptions
The flash module contains a set of 16 user control and status registers located between
0x3020 and 0x302F. In the case of the writable registers, the write accesses are forbidden
during flash command execution. For more details, see Caution note in
Flash and
EEPROM memory map . A summary of the flash module registers is given in the
following table with detailed descriptions in the following subsections.
NVM memory map
Absolute
address
(hex)
Register name
Width
(in bits)
Access Reset value
Section/
page
3020 Flash Clock Divider Register (NVM_FCLKDIV) 8 R/W 00h 4.6.1/109
3021 Flash Security Register (NVM_FSEC) 8 R Undefined 4.6.2/110
3022 Flash CCOB Index Register (NVM_FCCOBIX) 8 R/W 00h 4.6.3/111
3024 Flash Configuration Register (NVM_FCNFG) 8 R/W 00h 4.6.4/111
3025 Flash Error Configuration Register (NVM_FERCNFG) 8 R/W 00h 4.6.5/112
3026 Flash Status Register (NVM_FSTAT) 8 R/W 80h 4.6.6/113
3027 Flash Error Status Register (NVM_FERSTAT) 8 R/W 00h 4.6.7/114
3028 Flash Protection Register (NVM_FPROT) 8 R Undefined 4.6.8/115
3029 EEPROM Protection Register (NVM_EEPROT) 8 R/W Undefined 4.6.9/116
302A
Flash Common Command Object Register:High
(NVM_FCCOBHI)
8 R/W 00h 4.6.10/118
302B
Flash Common Command Object Register: Low
(NVM_FCCOBLO)
8 R/W 00h 4.6.11/118
302C Flash Option Register (NVM_FOPT) 8 R Undefined 4.6.12/118
4.6.1 Flash Clock Divider Register (NVM_FCLKDIV)
The FCLKDIV register is used to control timed events in program and erase algorithms.
NOTE
The FCLKDIV register must not be written while a flash
command is executing (NVM_FSTAT[CCIF] = 0)
Address: 3020h base + 0h offset = 3020h
Bit 7 6 5 4 3 2 1 0
Read FDIVLD
FDIVLCK FDIV
Write
Reset 0 0 0 0 0 0 0 0
Chapter 4 Memory map
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 109