CY8CKIT-040 PSoC
®
4000 Pioneer Kit Guide, Doc. # 001-91316 Rev. *F
34
Hardware
■
Industry-Standard Tool Compatibility
❐
After schematic entry, development can be done with ARM-based industry-standard develop-
ment tools
4.3.1.2
PSoC 5LP
An onboard PSoC 5LP (CY8C5868LTI-LP039) is used to program and debug PSoC 4. The PSoC
5LP connects to the USB port of the PC through a USB Mini-B connector and to the SWD interface
of the PSoC 4 device.
PSoC 5LP is a true system-level solution providing MCU, memory, analog, and digital peripheral
functions in a single chip. The CY8C58LPxx family offers a modern method of signal acquisition, sig-
nal processing, and control with high accuracy, high bandwidth, and high flexibility. Analog capability
spans the range from thermocouples (near DC voltages) to ultrasonic signals. For more information,
refer to the
.
Features
■
32-bit ARM Cortex-M3 CPU core
❐
DC to 67-MHz operation
❐
Flash program memory up to 256 KB, 100,000 write cycles, 20-year retention, and multiple
security features
❐
Up to 32-KB flash error correcting code (ECC) or configuration storage
❐
Up to 64-KB SRAM
❐
2-KB electrically erasable programmable read-only memory (EEPROM) memory, 1M cycles,
and 20 years' retention
❐
24-channel direct memory access (DMA) with multilayer AHB bus access
Programmable chained descriptors and priorities
High-bandwidth 32-bit transfer support
■
Low voltage, ultralow power
❐
Wide operating voltage range: 0.5 V to 5.5 V
❐
High-efficiency boost regulator from 0.5-V input to 1.8-V to 5.0-V output
❐
3.1 mA at 6 MHz (2.7 V to 5.5 V)
❐
Low-power modes including:
2-µA sleep mode with real-time clock (RTC) and low-voltage detect (LVD) interrupt
300-nA hibernate mode with RAM retention
■
Versatile I/O system
❐
28 to 72 I/Os (62 GPIOs, 8 SIOs, 2 USBIOs)
❐
Any GPIO to any digital or analog peripheral routability
❐
LCD direct drive from any GPIO, up to 46×16 segments
❐
CapSense support on any GPIO
❐
1.2-V to 5.5-V I/O interface voltages, up to four domains
❐
Maskable, independent IRQ on any pin or port
❐
Schmitt-trigger transistor-transistor logic (TTL) inputs
❐
All GPIOs configurable as open drain high/low, pull-up/pull-down, High-Z, or strong output
❐
Configurable GPIO pin state at power-on reset (POR)
❐
25-mA sink on SIO
Содержание CY8CKIT-040 PSoC 4000 Pioneer Kit
Страница 20: ...CY8CKIT 040 PSoC 4000 Pioneer Kit Guide Doc 001 91316 Rev F 20 Kit Operation...
Страница 37: ...CY8CKIT 040 PSoC 4000 Pioneer Kit Guide Doc 001 91316 Rev F 37 Hardware...
Страница 73: ...CY8CKIT 040 PSoC 4000 Pioneer Kit Guide Doc 001 91316 Rev F 73 Code Examples Raw count and Baseline...
