ADM-VPX3-9Z2 User Manual
V1.1 - 16th January 2020
Appendix B: P2 Pin Assignments
Appendix B.1: GPIO (P2 Wafers 4-6)
Signal
VPX P2
FPGA
|
FPGA
VPX P2
Signal
GP1_N
F6
H17
|
C19
E3
GP7_N
GP1_P
E6
J17
|
C18
D3
GP7_P
GP2_N
C6
K17
|
B19
B3
GP8_N
GP2_P
B6
L17
|
B18
A3
GP8_P
GP3_N
E5
K18
|
C22
F2
GP9_N
GP3_P
D5
L18
|
D21
E2
GP9_P
GP4_N
B5
H19
|
B21
C2
GP10_N
GP4_P
A5
H18
|
C21
B2
GP10_P
GP5_N
F4
C17
|
A22
E1
GP11_N
GP5_P
E4
D17
|
A21
D1
GP11_P
GP6_N
C4
A18
|
A20
B1
GP12_N
GP6_P
B4
A17
|
B20
A1
GP12_P
Table 31 : GPIO (P2 Wafers 4-6)
Page 23
P2 Pin Assignments
ad-ug-1323_v1_1.pdf