
►
A N A L O G
110 MSPS/140 MSPS Analog Interface
D E V IC E S
for Flat Panel Displays
AD9883A
FEATURES
140 MSPS M axim um Conversion Rate
300 MHz Analog Bandwidth
0.5 V to 1.0 V Analog Input Range
500 ps p-p PLL Clock J itte r at 110 MSPS
3.3 V Pow er Supply
Full Sync Processing
Sync Detect fo r “ Hot Plugging”
Midscale Clamping
Pow er-D ow n M ode
Low Power: 500 m W Typical
4:2:2 O utput Form at M ode
APPLICATIONS
RGB Graphics Processing
LCD M onitors and Projectors
Plasma Display Panels
Scan Converters
Microdisplays
D igital TV
FUNCTIONAL BLO CK DIAGRAM
GENERAL D ESCRIPTIO N
The A D 9883A is a complete 8-bit, 140 M SP S monolithic analog
interface optimized for capturing R G B graphics signals from
personal com puters and workstations. Its 140 M S P S encode
rate capability and full power analog bandwidth o f 300 M Hz
supports resolutions up to S X G A (1 2 8 0 x 1024 at 75 Hz).
T h e A D 9883A includes a 140 M H z triple A D C with internal
1.25 V reference, a P L L , and programmable gain, offset, and
clamp control. T h e user provides only a 3.3 V power supply,
analog input, and Hsync and C O A S T signals. Three-state
C M O S outputs may be powered from 2.5 V to 3.3 V.
T h e A D 9 8 8 3 A ’s on-chip P L L generates a pixel clock from the
Hsync input. Pixel clock output frequencies range from 12 MHz to
140 MHz. P L L clock jitter is 500 ps p-p typical at 140 M SP S.
W hen the C O A ST signal is presented, the P L L maintains its
output frequency in the absence of Hsync. A sampling phase
adjustment is provided. D ata, Hsync, and clock output phase
relationships are maintained. T h e A D 9883A also offers full sync
processing for composite sync and sync-on-green applications.
A clamp signal is generated internally or may be provided by
the user through the CLA M P input pin. This interface is fully
programmable via a 2-wire serial interface.
Fabricated in an advanced C M O S process, the A D 9883A is
provided in a space-saving 80-lead L Q F P surface-mount plastic
package and is specified over the 0°C to 70°C temperature range.
REV. A
Inform ation furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices fo r its
use, nor fo r any infringem ents o f patents or other rights o f th ird parties that
m ay result from its use. No license is granted by im plication or otherwise
under any patent or patent rights o f Analog Devices.
One Technology W ay, P.O. Box 9106, Norwood, M A 02062-9106, U.S.A.
Tel:
Fax:
3 6 / 7 3
Содержание PDP4225M
Страница 14: ...Block Diagram MAIN AUDIO BOARD 12 73...
Страница 16: ......
Страница 18: ...15 73...
Страница 19: ...16 73...
Страница 20: ...17 73...
Страница 21: ...18 73...
Страница 24: ...21 73...
Страница 27: ...24 73...
Страница 28: ...25 73...
Страница 29: ...Audio Board BH M CH 05 06 14 sch 1 Tue Aug 16 22 15 14 2005 26 73...
Страница 30: ...DUBHE OSD Ver1 1 NAKS sch 1 Mon Oct 1B 11 47 11 2004 27 73...
Страница 33: ......
Страница 34: ...Main Video Main Power Supple____ Sub Power Supple EMI F ilter AC Intel Audio 30 73...
Страница 70: ...ifl Z 2 3 2 PANEL DATASHEET...
Страница 71: ...3 W Hc jn hB D i n I...