ADLINK Technology NuPRO-900A, Руководство пользователя

Страница: 8 / 49

List of Tables and Figures
•
iii
List of Tables
Table 1: Description of Connector Locations ................................ 15
Table 2: VGA Connector Pin Definition......................................... 16
Table 3: USB Connectors Pin Definition ....................................... 16
Table 4: COM1/ COM2 Pin Definition ........................................... 17
Table 5: Ethernet Connector Pin Definition................................... 17
Table 6: Ethernet Color LED Status.............................................. 17
Table 7: Parallel Connector Pin Definition .................................... 18
Table 8: Case Open connector Pin Definition ............................... 18
Table 9: Fan1/Fan2 Connector Pin Definition ............................... 18
Table 10: PS/2 Keyboard & Mouse Connector Pin definition .......... 19
Table 11: Floppy Connector Pin Definition...................................... 19
Table 12: IDE Connector Pin Definition .......................................... 20
Table 13: Front Panel Pin Definition ............................................... 21
Table 14: Mini PCI Socket Pin Definition ........................................ 22
Table 15: Jumpers Definition on PXI-3710 ...... Error! Bookmark not
defined.
Table 16: Clear CMOS RTC RAM ..... Error! Bookmark not defined.
List of Figures
Figure 1: Functional Block Diagram ................................................. 4
Figure 2: Main Board Drawing ......................................................... 5
Figure 3: NuPRO-900A Top View .................................................. 14
Figure 4: View of Face Plate .......................................................... 15
Figure 5: mPGA604 Socket ........................................................... 25
Figure 6: DIMM Sockets ................................................................ 26
Figure 7: Inserting DIMM into Socket ............................................. 27
Figure 8: Watchdog Timer Architecture ......................................... 35