![TR-Electronic LMPI-46 User Manual Download Page 105](http://html1.mh-extra.com/html/tr-electronic/lmpi-46/lmpi-46_user-manual_1146712105.webp)
Printed in the Federal Republic of Germany
TR-Electronic GmbH 2018, All Rights Reserved
08/29/2018
TR - ELA - BA - DGB - 0029 - 00
Page 105 of 111
8.3.2 Loss of SoC
●
Error source
Loss of SoC error is detected by the Datalink-Layer CN Cycle State Machine and
reported as an error event.
●
Error handling
If a Loss of SoC error is detected, it is logged as Error code in the StatusResponse
frame and transmitted then to the MN. Error reaction is triggered by the threshold
counter mechanism in Object 1C0Bh: DLL_CNLossSoC_REC. If the threshold
counter violates the threshold, the CN NMT state machine is handle this error
source as “Error condition” (NMT_CT11) and changes the measuring system state
to
NMT_CS_PRE_OPERATIONAL_1
.
●
Error signaling
With the internal error fun
ction mechanism the error is registered into the “Static
Error Bit Field”. The Static Error Bit Field is part of the StatusResponse frame.
Format:
Byte Offset
Description
1
Content of Object 1001h: ERR_ErrorRegister_U8, 0x01
2
reserved
3-8
Error Code = 0x8245
Table 12: Static Error Bit Field, fragment of the StatusResponse frame