![background image](http://html1.mh-extra.com/html/tq/tqma65-series/tqma65-series_user-manual_1146509022.webp)
Preliminary User's Manual l TQMa65xx UM 0001 l © 2021, TQ-Systems GmbH
Page 17
3.2.2.3
OSPI NOR flash
The AM65xx provides two Octal SPI interfaces OSPI0 (8 bits) and OSPI1 (4 bits), which can operate in Quad SPI, Octal SPI or
HyperBus mode. All OSPI signals are routed to the TQMa65xx connectors.
•
TQMa65xx variants:
o
Quad-SPI, Octal-SPI and HyperBus are supported.
o
No NOR assembled on TQMa65xx: OSPI0 and OSPI1 are available at TQMa65xx connectors
o
Single-Die NOR assembled on TQMa65xx: OSPI1 is available at TQMa65xx connectors
Figure 4:
Block diagram OSPI interface
Attention: Malfunction or destruction, OSPI interface
The OSPI interface may only be used as memory interface.
Other SPI devices have to be connected at the MCSPI interfaces.
3.2.2.4
EEPROM
A 64 Kbit serial EEPROM type 24LC64T, controlled by the WKUP_I2C bus, is assembled. Write-Protect (WP#) is not supported.
To store data “read-only”, the EEPROM with temperature sensor must be used, see 3.2.2.5.
Figure 5:
Block diagram EEPROM
The EEPROM has I
2
C address