![background image](http://html1.mh-extra.com/html/texas-instruments/tps6593-q1/tps6593-q1_user-manual_1097048012.webp)
Table 4-9. Interrupt NVM Settings (continued)
Register Name
Field Name
TPS6593-Q1
Value
Description
MASK_BUCK1_2
BUCK1_ILIM_MASK
0x1
Interrupt not generated.
BUCK1_OV_MASK
0x1
Interrupt not generated.
BUCK1_UV_MASK
0x1
Interrupt not generated.
BUCK2_ILIM_MASK
0x1
Interrupt not generated.
BUCK2_OV_MASK
0x1
Interrupt not generated.
BUCK2_UV_MASK
0x1
Interrupt not generated.
MASK_BUCK3_4
BUCK3_ILIM_MASK
0x1
Interrupt not generated.
BUCK3_OV_MASK
0x1
Interrupt not generated.
BUCK3_UV_MASK
0x1
Interrupt not generated.
BUCK4_OV_MASK
0x1
Interrupt not generated.
BUCK4_UV_MASK
0x1
Interrupt not generated.
BUCK4_ILIM_MASK
0x1
Interrupt not generated.
MASK_BUCK5
BUCK5_ILIM_MASK
0x1
Interrupt not generated.
BUCK5_OV_MASK
0x1
Interrupt not generated.
BUCK5_UV_MASK
0x1
Interrupt not generated.
MASK_LDO1_2
LDO1_OV_MASK
0x1
Interrupt not generated.
LDO1_UV_MASK
0x1
Interrupt not generated.
LDO2_OV_MASK
0x1
Interrupt not generated.
LDO2_UV_MASK
0x1
Interrupt not generated.
LDO1_ILIM_MASK
0x1
Interrupt not generated.
LDO2_ILIM_MASK
0x1
Interrupt not generated.
MASK_LDO3_4
LDO3_OV_MASK
0x1
Interrupt not generated.
LDO3_UV_MASK
0x1
Interrupt not generated.
LDO4_OV_MASK
0x1
Interrupt not generated.
LDO4_UV_MASK
0x1
Interrupt not generated.
LDO3_ILIM_MASK
0x1
Interrupt not generated.
LDO4_ILIM_MASK
0x1
Interrupt not generated.
MASK_VMON
VCCA_OV_MASK
0x1
Interrupt not generated.
VCCA_UV_MASK
0x1
Interrupt not generated.
MASK_GPIO1_8_FALL
GPIO1_FALL_MASK
0x0
Interrupt generated
GPIO2_FALL_MASK
0x0
Interrupt generated
GPIO3_FALL_MASK
0x0
Interrupt generated
GPIO4_FALL_MASK
0x0
Interrupt generated
GPIO5_FALL_MASK
0x0
Interrupt generated
GPIO6_FALL_MASK
0x0
Interrupt generated
GPIO7_FALL_MASK
0x0
Interrupt generated
GPIO8_FALL_MASK
0x0
Interrupt generated
MASK_GPIO1_8_RISE
GPIO1_RISE_MASK
0x0
Interrupt generated
GPIO2_RISE_MASK
0x0
Interrupt generated
GPIO3_RISE_MASK
0x0
Interrupt generated
GPIO4_RISE_MASK
0x0
Interrupt generated
GPIO5_RISE_MASK
0x0
Interrupt generated
GPIO6_RISE_MASK
0x0
Interrupt generated
GPIO7_RISE_MASK
0x0
Interrupt generated
GPIO8_RISE_MASK
0x0
Interrupt generated
Static NVM Settings
12
Programmable PMICs: TPS6593-Q1 Default Configuration for TPS6593EVM
SLVUC24 – MAY 2021
Copyright © 2021 Texas Instruments Incorporated