Table 4-4. BUCK NVM Settings (continued)
Register Name
Field Name
TPS6593-Q1
Value
Description
BUCK_RESET_REG
BUCK1_RESET
0x0
0x0
BUCK2_RESET
0x0
0x0
BUCK3_RESET
0x0
0x0
BUCK4_RESET
0x0
0x0
BUCK5_RESET
0x0
0x0
FREQ_SEL
BUCK1_FREQ_SEL
0x0
2.2 MHz
BUCK2_FREQ_SEL
0x0
2.2 MHz
BUCK3_FREQ_SEL
0x0
2.2 MHz
BUCK4_FREQ_SEL
0x0
2.2 MHz
BUCK5_FREQ_SEL
0x0
2.2 MHz
(1)
This NVM default value can change when the device transitions to ACTIVE mode.
4.4 LDO Settings
These settings detail the default voltages, configurations, and monitoring of the LDO rails. All these settings can
be changed though I
2
C after startup.
Table 4-5. LDO NVM Settings
Register Name
Field Name
TPS6593-Q1
Value
Description
LDO1_CTRL
LDO1_EN
0x0
Disabled; LDO1 regulator.
LDO1_SLOW_RAMP
0x0
25 mV/µs max ramp up slew rate for LDO output from 0.3 V to
90% of LDOn_VSET
LDO1_VMON_EN
0x0
Disable OV and UV comparators.
LDO1_PLDN
0x2
250 Ω
LDO1_RV_SEL
0x0
Disabled
LDO2_CTRL
LDO2_EN
0x0
Disabled; LDO2 regulator.
LDO2_SLOW_RAMP
0x0
25 mV/us max ramp up slew rate for LDO output from 0.3V to
90% of LDOn_VSET
LDO2_VMON_EN
0x0
Disabled; OV and UV comparators.
LDO2_PLDN
0x2
250 Ω
LDO2_RV_SEL
0x0
Disabled
LDO3_CTRL
LDO3_EN
0x0
Disabled; LDO3 regulator.
LDO3_SLOW_RAMP
0x0
25 mV/us max ramp up slew rate for LDO output from 0.3 V to
90% of LDOn_VSET
LDO3_VMON_EN
0x0
Disabled; OV and UV comparators.
LDO3_PLDN
0x2
250 Ω
LDO3_RV_SEL
0x0
Disabled
LDO4_CTRL
LDO4_EN
0x0
Disabled; LDO4 regulator.
LDO4_SLOW_RAMP
0x0
25 mV/us max ramp up slew rate for LDO output from 0.3 V to
90% of LDOn_VSET
LDO4_VMON_EN
0x0
Disabled; OV and UV comparators.
LDO4_PLDN
0x2
250 Ohm
LDO4_RV_SEL
0x0
Disabled
LDO1_VOUT
LDO1_VSET
0x4
0.60 V
LDO1_BYPASS
0x0
Linear regulator mode.
LDO2_VOUT
LDO2_VSET
0x4
0.60 V
LDO2_BYPASS
0x0
Linear regulator mode.
Static NVM Settings
SLVUC24 – MAY 2021
Programmable PMICs: TPS6593-Q1 Default Configuration for TPS6593EVM
7
Copyright © 2021 Texas Instruments Incorporated