Table 4-4. BUCK NVM Settings (continued)
Register Name
Field Name
TPS6593-Q1
Value
Description
BUCK3_CTRL
0x0
Disabled; BUCK3 regulator
BUCK3_FPWM
0x1
PWM operation only.
BUCK3_FPWM_MP
0x0
Automatic phase adding and shedding.
BUCK3_VMON_EN
0x0
Disabled; OV, UV, SC and ILIM comparators.
BUCK3_VSEL
0x0
BUCK3_VOUT_1
BUCK3_PLDN
0x1
Enabled; Pull-down resistor
BUCK3_RV_SEL
0x0
Disabled
BUCK3_CONF
BUCK3_SLEW_RATE
0x3
5.0 mV/μs
BUCK3_ILIM
0x4
4.5 A
BUCK4_CTRL
0x0
Disabled; BUCK4 regulator
BUCK4_FPWM
0x1
PWM operation only.
BUCK4_VMON_EN
0x0
Disabled; OV, UV, SC, and ILIM comparators.
BUCK4_VSEL
0x0
BUCK4_VOUT_1
BUCK4_PLDN
0x1
Enabled; Pull-down resistor
BUCK4_RV_SEL
0x0
Disabled
BUCK4_CONF
BUCK4_SLEW_RATE
0x3
5.0 mV/μs
BUCK4_ILIM
0x4
4.5 A
BUCK5_CTRL
0x0
Disabled; BUCK5 regulator
BUCK5_FPWM
0x1
PWM operation only.
BUCK5_VMON_EN
0x0
Disabled; OV, UV, SC, and ILIM comparators.
BUCK5_VSEL
0x0
BUCK5_VOUT_1
BUCK5_PLDN
0x1
Enable Pull-down resistor
BUCK5_RV_SEL
0x0
Disabled
BUCK5_CONF
BUCK5_SLEW_RATE
0x3
5.0 mV/μs
BUCK5_ILIM
0x2
2.5 A
BUCK1_VOUT_1
BUCK1_VSET1
0x0
0.3 V
BUCK1_VOUT_2
BUCK1_VSET2
0x0
0.3 V
BUCK2_VOUT_1
BUCK2_VSET1
0x0
0.3 V
BUCK2_VOUT_2
BUCK2_VSET2
0x0
0.3 V
BUCK3_VOUT_1
BUCK3_VSET1
0x0
0.3 V
BUCK3_VOUT_2
BUCK3_VSET2
0x0
0.3 V
BUCK4_VOUT_1
BUCK4_VSET1
0x0
0.3 V
BUCK4_VOUT_2
BUCK4_VSET2
0x0
0.3 V
BUCK5_VOUT_1
BUCK5_VSET1
0x0
0.3 V
BUCK5_VOUT_2
BUCK5_VSET2
0x0
0.3 V
BUCK1_PG_WINDOW
BUCK1_OV_THR
0x7
+10% / +100 mV
BUCK1_UV_THR
0x7
-10% / -100 mV
BUCK2_PG_WINDOW
BUCK2_OV_THR
0x7
+10% / +100mV
BUCK2_UV_THR
0x7
-10% / -100mV
BUCK3_PG_WINDOW
BUCK3_OV_THR
0x7
+10% / +100mV
BUCK3_UV_THR
0x7
-10% / -100mV
BUCK4_PG_WINDOW
BUCK4_OV_THR
0x7
+10% / +100mV
BUCK4_UV_THR
0x7
-10% / -100 mV
BUCK5_PG_WINDOW
BUCK5_OV_THR
0x7
+10% / +100 mV
BUCK5_UV_THR
0x7
-10% / -100 mV
Static NVM Settings
6
Programmable PMICs: TPS6593-Q1 Default Configuration for TPS6593EVM
SLVUC24 – MAY 2021
Copyright © 2021 Texas Instruments Incorporated