Texas Instruments TPS6593-Q1, User Manual

Page: 11 / 25

Table 4-8. FSM NVM Settings
Register Name Field Name
TPS6593-Q1
Value Description
RAIL_SEL_1 BUCK1_GRP_SEL 0x0 No group assigned
BUCK2_GRP_SEL 0x0 No group assigned
BUCK3_GRP_SEL 0x0 No group assigned
BUCK4_GRP_SEL 0x0 No group assigned
RAIL_SEL_2 BUCK5_GRP_SEL 0x0 No group assigned
LDO1_GRP_SEL 0x0 No group assigned
LDO2_GRP_SEL 0x0 No group assigned
LDO3_GRP_SEL 0x0 No group assigned
RAIL_SEL_3 LDO4_GRP_SEL 0x0 No group assigned
VCCA_GRP_SEL 0x0 No group assigned
FSM_TRIG_SEL_1 MCU_RAIL_TRIG 0x2 MCU power error
SOC_RAIL_TRIG 0x3 SOC power error
OTHER_RAIL_TRIG 0x1 Orderly shutdown
SEVERE_ERR_TRIG 0x0 Immediate shutdown
FSM_TRIG_SEL_2 MODERATE_ERR_TRIG 0x1 Orderly shutdown
4.8 Interrupt Settings
These settings detail the default configurations for what is monitored by nINT pin. All these settings can be
changed though I
2
C after startup.
Table 4-9. Interrupt NVM Settings
Register Name Field Name
TPS6593-Q1
Value Description
FSM_TRIG_MASK_1 GPIO1_FSM_MASK 0x0 Not masked
GPIO1_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
GPIO2_FSM_MASK 0x0 Not masked
GPIO2_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
GPIO3_FSM_MASK 0x0 Not masked
GPIO3_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
GPIO4_FSM_MASK 0x0 Not masked
GPIO4_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
FSM_TRIG_MASK_2 GPIO5_FSM_MASK 0x0 Not masked
GPIO5_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
GPIO6_FSM_MASK 0x0 Not masked
GPIO6_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
GPIO7_FSM_MASK 0x0 Not masked
GPIO7_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
GPIO8_FSM_MASK 0x0 Not masked
GPIO8_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
FSM_TRIG_MASK_3 GPIO9_FSM_MASK 0x0 Not masked
GPIO9_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
GPIO10_FSM_MASK 0x0 Not masked
GPIO10_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
GPIO11_FSM_MASK 0x0 Not masked
GPIO11_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
www.ti.com Static NVM Settings
SLVUC24 – MAY 2021
Submit Document Feedback
Programmable PMICs: TPS6593-Q1 Default Configuration for TPS6593EVM 11
Copyright © 2021 Texas Instruments Incorporated