Texas Instruments OMAP36 Series, Technical Reference Manual

Page: 568 / 3738

Public Version
PRCM Register Manual
www.ti.com
Bits Field Name Description Type Reset
0 WKUP_EN MPU peripherals group wake-up event mask RW 0x0
0x0: MPU peripherals group wake-up event is masked
0x1: MPU peripherals group wake-up event generates an
interrupt
Table 3-322. Register Call Summary for Register PRM_IRQENABLE_MPU
PRCM Functional Description
• Recalibration : [0] [1] [2] [3] [4]
• Device Wake-Up Events : [5]
• PRCM Interrupts : [6]
• SmartReflex Voltage Control : [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18]
PRCM Basic Programming Model
• Interrupt Configuration Registers : [19]
• MPU Interrupt Event Sources : [20]
• Voltage Processor Initialization Basic Programming Model : [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32]
• Changing OPP Using the SmartReflex Module : [33]
• Event Generator Programming Examples : [34]
PRCM Use Cases and Tips
• Switch VDD1 OPPs : [35] [36]
• Switch VDD2 OPPs : [37] [38]
PRCM Register Manual
• OCP_System_Reg PRM Register Summary : [39]
3.8.2.4 MPU_PRM Registers Registers
3.8.2.4.1 MPU_PRM Registers Register Summary
Table 3-323. MPU_PRM Register Summary
Register Name Type Register Width Address Offset Physical Address Reset Type
(Bits)
RM_RSTST_MPU RW 32 0x0000 0058 0x4830 6958 C
PM_WKDEP_MPU RW 32 0x0000 00C8 0x4830 69C8 W
PM_EVGENCTRL_MPU RW 32 0x0000 00D4 0x4830 69D4 W
PM_EVGENONTIM_MPU RW 32 0x0000 00D8 0x4830 69D8 W
PM_EVGENOFFTIM_MPU RW 32 0x0000 00DC 0x4830 69DC W
PM_PWSTCTRL_MPU RW 32 0x0000 00E0 0x4830 69E0 W
PM_PWSTST_MPU R 32 0x0000 00E4 0x4830 69E4 C
PM_PREPWSTST_MPU RW 32 0x0000 00E8 0x4830 69E8 C
3.8.2.4.2 MPU_PRM Registers
568 Power, Reset, and Clock Management SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated