6.17 Typical Characteristics: Voltage Output (continued)
at T
A
= 25°C, V
DD
= 5.5 V, external reference = 5.5 V, gain = 1x, 12-bit resolution, and DAC outputs unloaded (unless
otherwise noted)
Temperature (
C)
V
oltage Ou
tput Offset Error
(%FS
R)
-40
-25
-10
5
20
35
50
65
80
95
110 125
-0.5
-0.4
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0.4
0.5
Channel 1
Channel 0
Figure 6-16. Voltage Output Offset Error vs Temperature
Temperature (
C)
V
oltage Ou
tput Gain
Error
(%FS
R)
-40
-25
-10
5
20
35
50
65
80
95
110 125
-0.5
-0.4
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0.4
0.5
Channel 1
Channel 0
Figure 6-17. Voltage Output Gain Error vs Temperature
Load Current (mA)
V
oltage Ou
tput (V)
-5
-3.75
-2.5
-1.25
0
1.25
2.5
3.75
5
2.74
2.742
2.744
2.746
2.748
2.75
2.752
2.754
2.756
2.758
2.76
Channel 1
Channel 0
DAC channels at midscale
Figure 6-18. Voltage Output vs Load Current
Frequency (Hz)
A
C
Power-
Supp
ly
R
eje
ction Ratio (dB
)
10 2030 50 100 200
500 1000
10000
100000
-70
-60
-50
-40
-30
-20
-10
0
10
Figure 6-19. Voltage Output AC PSRR vs Frequency
Time (
s)
0
10
20
30
40
50
LDAC (1 V/div)
V
OUT
(1 LSB/div)
Figure 6-20. Voltage Output Code-to-Code Glitch - Rising Edge
Time (
s)
0
10
20
30
40
50
LDAC (1 V/div)
V
OUT
(1 LSB/div)
Figure 6-21. Voltage Output Code-to-Code Glitch - Falling Edge
SLASF47 – MAY 2022
16
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links:
