The current capability of the LDO depends on the VINLS input voltage and the programmed output voltage. The
full 100-mA output current for 0.8-V output voltage can be achieved when V
(VINLS)
> 3.25 V. The full 100-mA
output current for 3.3-V output voltage can be achieved when V
(VINLS)
> 3.6 V.
When the LSLDO output is disabled with LSCTRL or through the register, an internal pull-down discharges the
output.
9.3.23 Manual Reset Timer and Reset Output ( MR and RESET)
The MR input has an internal pull-up to BAT, and MR is functional only when BAT is present or when VIN is valid,
stable, and charge is enabled. If MR input is asserted during a transient condition while VIN ramps up the IC
may incorrectly turn off the SYS buck output, therefore MR should not be asserted during this condition in order
to avoid unwanted shutdown of SYS output rail. The input conditions can be adjusted by using MRWAKE bits for
the wake conditions and MRRESET bits for the reset conditions. When a wake condition is met, a 128-µs pulse
is sent on INT to notify the host, and the WAKE1 and/or WAKE2 bits are updated on I
2
C. The MR_WAKE bits
and RESET FAULT bits are not cleared until the Push-button Control Register is read from I
2
C.
When a MR reset condition is met, a 128-µs pulse is sent on INT to notify the host and a RESET signal is
asserted. A reset pulse occurs with duration of t
RESET_D
only one time after each valid MRRESET condition. The
MR pin must be released (go high) and then driven low for the MRWAKE period before RESET asserts again.
After RESET is asserted with battery only present, the device enters either Ship Mode or Hi-Z mode depending
on MRREC register settings. For details on how to properly enter Ship Mode through MR, refer to the
. After RESET is asserted with a valid V
IN
present, the device resumes operation prior to the MR button
press. If SYS was disabled prior to RESET, the SYS output is re-enabled if recovering into Hi-Z or Active
Battery.
The MRRESET_VIN register can be configured to have RESET asserted by a button press only, or by a button
press and V
IN
present (V
UVLO
+ V
SLP
< V
IN
< V
OVP
).
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021
28
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links:
