
Classification
Revision
Public
B
Document ID
Print date
20-2507
2022-03-31
Range Descriptions
Bit 31:0 – ID
: Constant identification value
Read-only
This range always reads as
0x12345678
with the default user logic contents. However, the value
can be changed by modifying the HDL design.
Name
UL2CONTROL
Offset
1
Default
0
This register contains the control bit for the simple test pattern generator described in Section
31
30
29
28
27
26
25
24
-
-
-
-
7
6
5
4
3
2
1
0
Range Descriptions
Bit 31 – TESTEN
: Test pattern enable
R/W
If set to 1, the default user logic will replace the data for each channel with a simple test pattern,
see Section
for additional details. The default value is 0, leaving the data for each channel
unmodified.
Name
UL2BASEVALUE
Offset
2
Default
0
This register contains the base value used by the simple test pattern generator described in Section
31
30
29
28
27
26
25
24
7
6
5
4
3
2
1
0
ADQ3 Series FWDAQ Development Kit
Page 31 of 38