Classification
Revision
Public
B
Document ID
Print date
20-2507
2022-03-31
(a)
Start the build by selecting
Generate Bitstream
in Vivado. This action will rebuild the
design and end with the bitstream generation.
(b)
Once the bitstream is available, generate the FPGA configuration file by executing the
command
devkit_mcs
in the Tcl console. The configuration (
.mcs
) file can be found in the
artifacts/latest/
directory after the process is complete.
4.
Analyze the design for potential problems by executing the command
devkit_analyze
in the Tcl console and then open the HTML report in the
reports/
folder. See Section
for
details.
5.
Program the configuration file representing the custom design into the digitizer using the ADQUp-
dater application. Refer to the corresponding user guide [
] for details on the programming process.
6.
Test the custom firmware using either
•
one of the software examples available in the ADQAPI library or
•
a custom user application.
3.6
Analyzing the Implemented Design
When the implementation step has completed it is highly recommended to analyze the design to detect
the most common issues. To do this, execute the command
devkit_analyze
in the Tcl console. This will run a set of checks and summarize the results into a report. The generated
report includes the current results and the difference with respect to the previous report. To keep track of
design parameter trends, it is encouraged to generate the report after every run even if no timing errors
occurred. The report is saved as an HTML file that should be opened in a web browser, see Fig.
. There
are also several log files produced and placed in the
reports/
folder that offers additional details on the
reported issues.
Tip
If a continuous integration tool is used to automate the workflow, consider integrating the output from
devkit_analyze
as a part of the process.
The report is divided into six different sections. Each section has several parameters and result values.
For parameters with a maximum value the format is
Percentage[Value/Maximum value] (Difference)
ADQ3 Series FWDAQ Development Kit
Page 9 of 38
