Chapter 1: Introduction
1-9
1-2 Chipset
Overview
The Intel 945GME Express chipset, designed for use with the Intel Core2 DuoCore
Solo Processor in the Micro Flip-Chip Pin Grid Array Package, consists of the
Generation 3.5 Intel Integrated Graphics Engines and the Intel Graphics Media
Accelerator 950, providing unparalleled graphics support for gaming and desktop
displays.
Memory Controller Hub (MCH)/Graphics Memory Controller Hub
(GMCH)
The MCH manages the data fl ow between four interfaces: the Processor Interface
(FSB), the System Memory Interface (DRAM Controller), the Direct Media Interface
(DMI) and the Graphics Interface. The MCH is optimized for the Intel Core2 Duo/
Core Solo Processor in the Micro Flip-Chip Pin Grid Array Package.
With support of a scalable FSB Vcc_CPU, the MCH supports FSB speed of up to
667 MHz. It integrates a system memory DDR2 controller with two 64-bit interfaces
and supports one or two channels of DDR2 SDRAM.
The I/O Controller (ICH7/ICH7M) provides the data buffering and interface arbitra-
tion required for the system to operate effi ciently. It also provides the bandwidth
needed for the system to maintain its peak performance. The Direct Media Interface
(DMI) provides the chip-to-chip connection between the MCH and the ICH7M.
Intel I/O Controller Hub 7 (ICH7M)
The I/O Controller (ICH7M) provides the data buffering and interface arbitration
required for the system to operate effi ciently. It also provides the bandwidth needed
for the system to maintain its peak performance. The Direct Media Interface (DMI)
provides the connection between the MCH and the ICH7M. The ICH7M supports
Serial ATA ports, USB 2.0 ports and dual channel IDE devices.
Intel ICH7M System Features
The I/O Controller Hub provides the I/O subsystem with access to the rest of the
system. The ICH7M supports the following:
Serial ATA (SATA) Controller
Advanced Confi guration and Power Interface, Version 2.0 (ACPI)
Advanced Host Controller Interface (AHCI)
Intel Matrix Storage Technology
Low Pin Count (LPC) Interface
Serial Peripheral Interface (SPI)
Compatibility Modules (DMA Controller, Timer/Counter, Interrupt Controller
Summary of Contents for PDSLM
Page 1: ...PDSLM USER S MANUAL Revision 1 0a...
Page 46: ...2 30 PDSLM User s Manual Notes...
Page 68: ...A 2 PDSLM User s Manual Notes...
Page 76: ...B 8 PDSLM User s Manual Notes...
Page 80: ...C 4 PDSLM User s Manual Notes...