Spectrum Digital, Inc
A-17
2
2
1
1
B
B
A
A
5
073
42
B
D
M
642
E
v
al
uat
io
n Mod
u
le
w
it
h
TI
D
e
c
ode
rs
(
V
er
s
io
n
3
)
S
P
ECT
RUM
D
IG
IT
A
L
. I
N
C
O
R
P
ORA
TE
D
B
16
25
W
edn
es
day
, Oc
tobe
r
1
3
,
2
004
Ti
tl
e
S
ize
D
o
cu
m
e
nt
N
u
m
b
e
r
R
e
v
D
a
te:
S
hee
t
of
VDA
TA
17
VDA
TA
16
VDA
TA
13
VDA
TA
14
VDA
TA
3
VDA
TA
2
VDA
TA
5
VDA
TA
4
VDA
TA
7
VDA
TA
6
VDA
TA
15
VDA
TA
8
VDA
TA
9
VDA
TA
12
DC_
D9
DC_
D8
DC_
D4
DC_D
13
DC_
D
1
DC_D
15
DC_D
12
DC_
D6
DC_
D
3
DC_
D5
DC_
D
0
DC_D
11
DC_
D7
DC_D
14
DC_
D
2
DC_D
10
DC_
D1
6
D
C
_D
29
DC_
D2
1
D
C
_D
30
DC_
D1
9
DC_
D2
3
D
C
_D
31
DC_
D1
7
DC_
D2
0
DC_
D2
4
DC_
D2
7
DC_
D1
8
D
C
_D
28
DC_
D2
6
DC_
D2
5
DC_
D2
2
DC_
A3
DC_
A2
2
DC_A
7
DC_A
6
DC_A
5
DC_A
4
VD
A
T
A
0
VDATA1
9
VD
A
T
A
1
8
VD
A
T
A
1
1
VD
A
T
A
1
0
VD
A
T
A
1
FP
G
A
_I
N
IT
DENC
DAT
A3
DENCDA
TA
6
DENCDA
TA
5
DEN
CDAT
A4
DENC
DATA
9
DENC
DAT
A1
1
DENCD
AT
A7
DENC
DAT
A0
DENCD
AT
A8
DENC
DAT
A1
0
DENC
DATA
2
DENC
DATA
1
F
L
ASH_
EX
T
_
A2
0
(1
1
)
F
L
ASH_
EX
T
_
A2
1
(1
1
)
F
L
ASH_
EX
T
_
A1
9
(1
1
)
UA
R
T
_
IN
T
A
(11
)
UA
R
T
_
IN
T
B
(11
)
R
T
S
0_B
(1
9
)
R
T
S
0_A
(1
8
)
D
C
_A
[22.
.3
]
(1
0,
11
,1
5)
DC
_
D
[3
1
..
0
]
(1
0
,11,
15)
PCL
K
O
U
T
(2
0)
DC
_
E
C
L
KO
UT
2
(1
0
,1
5
)
TC
E
1
#
(4
,1
1
)
DC
_
A
R
E
#
(10,
1
1
,1
5
)
DC
_
A
W
E
#
(1
0,
11
,15)
TV
_D
E
T
E
C
T
(20
)
F
P
GA
_
INIT
_
E
INT
6
(3
)
U
S
E
R
_LE
D
0
(2
)
U
S
E
R
_LE
D
1
(2
)
U
S
E
R
_LE
D
2
(2
)
U
S
E
R
_LE
D
3
(2
)
U
S
E
R
_LE
D
4
(2
)
U
S
E
R
_LE
D
5
(2
)
U
S
E
R
_LE
D
6
(2
)
SW
_
V
P2
CL
K
0
(1
3
)
S
W
_
VP2
CTL
0
(1
3
)
S
W
_
VP2
CTL
1
(1
3
)
S
W
_
VP2
CTL
2
(1
3
)
DC
_
A
O
E
#
(10,
1
1
,1
5
)
USER_
G
PIO
_
0
(1
4)
USER_
G
PIO
_
1
(1
4)
USER_
G
PIO
_
2
(1
4)
USER_
G
PIO
_
3
(1
4)
USER_
G
PIO
_
4
(1
4)
USER_
G
PIO
_
5
(1
4)
USER_
G
PIO
_
6
(1
4)
USER_
G
PIO
_
7
(1
4)
DSP_
EX
T
INT7
(3)
U
S
E
R
_LE
D
7
(2
)
SYSTEM
_
R
ES
ET
#
(3
,1
1
,14,
1
7
,1
8,1
9
,20
,21,
2
5
)
TS
O
E
3#
(4
,11)
DC_
C
E
2
#
(1
0
,15)
DC_
C
E
3
#
(1
0
,15)
UART
_
T
X
D
Y
_
A
#
(1
1
)
UART
_
R
XDY_
B#
(1
1
)
UART
_
T
X
D
Y
_
B
#
(1
1
)
V
D
A
T
A
[0.
.19]
(1
3
)
S
W
_V
P
2
C
L
K
1
(13)
UART
_
R
XDY_
A#
(1
1
)
P
L
L_M
S
(6)
P
L
L_M
D
(6)
P
L
L_M
C
(6)
VC
C
3
.3
PCL
K
IN
(2
0
)
FP
GA
_
D
C
_
E
M
IF
_D
IR
(1
1)
FP
GA
_
D
C
_
E
M
IF
_O
E
#
(1
1)
F
L
ASH_
EX
T
_
A2
2
(1
1
)
DENC
_
F
IE
L
D
(20)
DE
NC
_
V
S
Y
NC
(2
0
)
DENC_
H
S
Y
N
C
(20)
FPGA_
D
IN
(3
)
D
E
NC
DA
T
A
[0
..
1
1
]
(2
0
)
VC
C
3
.3
VCC3
.3
VCC
3
.3
RN
3
0
RPACK8
-3
3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
U8
A
X
C
2S
3
00E
-7
T
Q
2
0
8C
160
161
162
163
164
165
166
167
192
193
194
198
199
200
201
202
203
204
205
206
11
153
154
169
173
174
175
176
178
179
180
181
182
168
152
151
150
149
148
147
146
145
141
140
139
73
71
70
69
68
64
63
62
61
60
59
58
57
56
55
24
23
22
21
20
18
17
16
15
10
9
8
7
6
5
4
3
191
189
188
187
185
27
29
30
31
33
34
35
36
40
41
42
43
44
45
46
47
48
49
138
136
135
134
133
132
129
127
126
125
123
122
121
120
116
115
114
113
112
111
110
109
108
107
74
75
77
81
82
83
84
86
87
88
89
93
94
95
96
97
98
99
10
0
10
1
10
2
80
B
K
1
_19_
C
S
B
K
1
_18_
W
R
IT
E
B
K
1
_17
B
K
1
_16
B
K
1
_15
B
K
1
_14
B
K
1
_13
B
K
1
_12
B
K
0
_12
B
K
0
_11
B
K
0
_10
BK
0
_
9
BK
0
_
8
BK
0
_
7
BK
0
_
6
BK
0
_
5
BK
0
_
4
BK
0
_
3
BK
0
_
2
BK
0
_
1
BK7_
10
BK2_
2_
DIN
BK2_
1_
DOUT
B
K
1
_10
BK
1
_
9
BK
1
_
8
BK
1
_
7
BK
1
_
6
BK
1
_
5
BK
1
_
4
BK
1
_
3
BK
1
_
2
B
K
1
_1_G
C
K
2
B
K
1
_11
BK2
_3
BK2
_4
BK2
_5
BK2
_6
BK2
_7
BK2
_8
BK2
_9
BK
2_10
BK
2_11
BK
2_12
BK
2_13
B
K
5_4
B
K
5_5
B
K
5_6
B
K
5_7
B
K
5_8
B
K
5_9
B
K
5_
10
B
K
5_
11
B
K
5_
12
B
K
5_
13
B
K
5_
14
B
K
5_
15
B
K
5_
16
B
K
5_
17
B
K
5_
18
BK7_
1
BK7_
2
BK7_
3
BK7_
4
BK7_
5
BK7_
6
BK7_
7
BK7_
8
BK7_
9
BK7
_1
1
BK7
_1
2
BK7
_1
3
BK7
_1
4
BK7
_1
5
BK7
_1
6
BK7
_1
7
BK7
_1
8
B
K
0
_13
B
K
0
_14
B
K
0
_15
B
K
0
_16
B
K
0
_17_
G
C
K
3
BK6_
18
BK6_
17
BK6_
16
BK6_
15
BK6_
14
BK6_
13
BK6_
12
BK6_
11
BK6_
10
BK6_
9
BK6_
8
BK6_
7
BK6_
6
BK6_
5
BK6_
4
BK6_
3
BK6_
2
BK6_
1
BK2_
14
BK2_
15
BK2_
16
BK2_
17
BK2_
18
BK2_
19
BK3_
1
BK3_
2
BK3_
3
BK3_
4
BK3_
5
BK3_
6
BK3_
7
BK3_
8
BK3_
9
BK3_
10
BK3_
11
BK3_
12
BK3_
13
BK3_
14
BK3_
15
BK3_
16
BK3_
17
BK3_
18
_IN
IT
B
K
5_3
B
K
5_2
B
K
5
_1_
GC
K
1
B
K
4_
18
B
K
4_
17
B
K
4_
16
B
K
4_
15
B
K
4_
14
B
K
4_
13
B
K
4_
12
B
K
4_
11
B
K
4_
10
B
K
4_9
B
K
4_8
B
K
4_7
B
K
4_6
B
K
4_5
B
K
4_4
B
K
4_3
B
K
4_2
B
K
4
_1_
GC
K
1
B
K
4_1
9_GC
K
0
R2
3
7
3
3
RN
2
9
R
P
AC
K4
-3
3
1
2
3
4
5
6
7
8
RN1
8
RPACK8
-1
0
K
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
RN3
1
RPACK4
-3
3
1
2
3
4
5
6
7
8
R1
0
0
4.7K
R9
9
3
3
Summary of Contents for TMS320DM642
Page 2: ......
Page 10: ......
Page 18: ...Spectrum Digital Inc 1 8 TMS320DM642 EVM Technical Reference ...
Page 36: ...Spectrum Digital Inc 2 18 TMS320DM642 EVM Technical Reference ...
Page 59: ...A 1 Appendix A Schematics This appendix contains the schematics for the TMS320DM642 EVM ...
Page 86: ...Spectrum Digital Inc B 2 TMS320DM642 EVM Technical Reference THIS DRAWING IS NOT TO SCALE ...
Page 87: ......
Page 88: ...Printed in U S A December 2004 507345 0001 Rev B ...