- 49 -
@
@
Chipset Features Setup
Bank x/x DRAM Timing
This value in this field is set by the system board manufacturer, depend-
ing on whether the board has paged DRAMS or EDO DRAMS.
Ø
The choice: SDRAM 10ns, SDRAM 8ns, Normal, Medium, Fast,
Turbo.
SDRAM Cycle Length
This field allows you to set the SDRAM latency timer.
Ø
The choice: 2, 3.
DRAM Clock
This item set the DRAM Read/Write timings that the system uses.
Ø
The choice: Host CLK, HCLK-33M.
Memory Hole
In order to improve performance, some space in memory can be re-
served for ISA cards.
Ø
The choice: Disabled, 15M-16M.
