![Procomp BIW1A Series User Manual Download Page 43](http://html1.mh-extra.com/html/procomp/biw1a-series/biw1a-series_user-manual_1608955043.webp)
BIW1A
series
~42~
installed in the system.
System BIOS Cacheable
Default: Enabled
Selecting
Enabled
allows caching of the system BIOS ROM at F0000h-
FFFFFh, resulting in better system performance. However, if any program
writes to this memory area, a system error may result.
Video BIOS Cacheable
Default: Enabled
Select Enabled allows caching of the video BIOS , resulting in better system
performance. However, if any program writes to this memory area, a
system error may result.
Memory Hole At 15M-16M
Default: Disabled
You can reserve this area of system memory for ISA adapter ROM. When
this area is reserved, it cannot be cached. The user information of peripherals
that need to use this area of system memory usually discusses their memory
requirements.
Delayed Transaction
Default: Enabled
This chipset has an embedded 32-bit posted write buffer to support deadly
transactions cycles. Select Enabled to support compliance with PCI
specification version 2. 1.
On-Chip Video Window Size
Default: 64MB
Select the on-chip video window size for VGA driver use.
* Onboard Display Cache Setting *
Setting the onboard display cache timing..
CAS# Latency
Default: 3
Select the local memory clock periods.
Paging Mode Control
D
efault:Open
Select the paging mode control.
RAS-to-CAS Override
D
efault:by CAS# LT
Select the display cache clock periods control.
RAS# Timing
D
efault:Fast
This item controls RAS# active to Protegra, and refresh to RAS# active delay
( in local memory clocks).