HOST INTERFACE (HI32)
HOST SIDE Programming Model
MOTOROLA
DSP56305 User’s Manual
6-77
The HTXR receives data from the HI32 data signals via the data transfer format
converter (HDTFC). The value of the FC bits in the HCTR or the HTF bits in the HCTR
define which bytes of the PCI bus are written to the HTXR and their alignment. (See
Table 6-5
, Section 6.5.7, and Table 6-15).
In the PCI mode (HM = $1):
As the active target, in a memory space write transaction, the HTXR is accessed if the
PCI address is between HI32_base_address: $01C and HI32_base_address: $FFFC (i.e.
the HTXR is viewed by the host processor as a 16377 Dword write-only memory).
As the active master, all data read from the target being accessed is written to the HTXR.
In PCI host-to-DSP data transfers, data is written to the HTXR FIFO, in accordance with
FC1-FC0 or HTF1-HTF0 bits, regardless of the value of the byte enable signals
(HC3/HBE3-HC0/HBE0).
In a Universal Bus mode (HM
=
$2 or $3), the HTXR is accessed if the HA10-HA3 value
matches the HI32 base address (CBMA, see Section 6.6.11) and the HA2-HA0 value is $7.
In a 24-bit data Universal Bus mode (HM
=
$2 or $3 and HTF = $0), the HTXR is viewed
by the host processor as a 24-bit write-only register. HD23-HD0 signals are written to all
three bytes of the HTXR in a write access.
In a 16-bit data Universal Bus mode (HM
=
$2 or $3 and HTF
≠
$0), the HTXR is viewed by
the host processor as a 16-bit write-only register. In a write access, the HD15-HD0
signals are written to the two most significant bytes or least significant bytes of the
HTXR, as defined by the HTF bits in the HCTR.
When HTRQ is set and TREQ in the HCTR is set:
• the HREQ status bit will be set in the HSTR.
• the
HIRQ
signal will be asserted - if DMAE is cleared (in the Universal Bus
modes)
• the HDRQ signal will be asserted - if DMAE is set (in the Universal Bus modes)
If TWSD is cleared, the HI32 as the selected PCI target (HM
=
$1) in a write data phase to
the HTXR will insert PCI wait states if the HTXR is full (HTRQ = 0). Wait states will be
inserted until the data is transferred from the HTXR to the DSP side. Up to eight wait
states may be inserted before a target initiated transaction termination
(disconnect-C/Retry) will be generated.
In a Universal Bus mode write to the HTXR the HI32 will insert wait states if the HTXR is
full (HTRQ = 0). Wait states will be inserted until the data is transferred from the HTXR
to the DSP side.
Hardware, software and personal software resets empty the HTXR (HTRQ is set).
Summary of Contents for DSP56305
Page 34: ...xxxii DSP56305 User s Manual MOTOROLA ...
Page 40: ...xxxvi DSP56305 User s Manual MOTOROLA ...
Page 41: ...MOTOROLA DSP56305 User s Manual 1 1 SECTION 1 DSP56305 OVERVIEW ...
Page 58: ...1 18 DSP56305 User s Manual MOTOROLA DSP56305 Overview DSP56305 Architecture Overview ...
Page 59: ...MOTOROLA DSP56305 User s Manual 2 1 SECTION 2 SIGNAL CONNECTION DESCRIPTIONS ...
Page 98: ...2 40 DSP56305 User s Manual MOTOROLA Signal Connection Descriptions JTAG OnCE Interface ...
Page 99: ...MOTOROLA DSP56305 User s Manual 3 1 SECTION 3 MEMORY CONFIGURATION ...
Page 119: ...MOTOROLA DSP56305 User s Manual 4 1 SECTION 4 CORE CONFIGURATION ...
Page 144: ...4 26 DSP56305 User s Manual MOTOROLA Core Configuration JTAG Boundary Scan Register BSR ...
Page 145: ...MOTOROLA DSP56305 User s Manual 5 1 SECTION 5 GENERAL PURPOSE I O ...
Page 149: ...HOST INTERFACE HI32 MOTOROLA DSP56305 User s Manual 6 1 SECTION 6 HOST INTERFACE HI32 ...
Page 150: ...6 2 DSP56305 User s Manual MOTOROLA HOST INTERFACE HI32 ...
Page 259: ...MOTOROLA DSP56305 User s Manual 7 1 SECTION 7 ENHANCED SYNCHRONOUS SERIAL INTERFACE ESSI ...
Page 315: ...MOTOROLA DSP56305 User s Manual 8 1 SECTION 8 SERIAL COMMUNICATION INTERFACE SCI ...
Page 347: ...MOTOROLA DSP56305 User s Manual 9 1 SECTION 9 TIMER EVENT COUNTER ...
Page 376: ...9 30 DSP56305 User s Manual MOTOROLA Timer Event Counter Timer Modes of Operation ...
Page 377: ...MOTOROLA DSP56305 User s Manual 10 1 SECTION 10 ON CHIP EMULATION MODULE ...
Page 411: ...MOTOROLA DSP56305 User s Manual 11 1 SECTION 11 JTAG PORT ...
Page 430: ...11 20 DSP56305 User s Manual MOTOROLA JTAG Port DSP56305 Boundary Scan Register ...
Page 431: ...Filter Co Processor MOTOROLA DSP56305 User s Manual 12 1 SECTION 12 FILTER CO PROCESSOR ...
Page 471: ...VITERBI CO PROCESSOR MOTOROLA DSP56305 User s Manual 13 1 SECTION 13 VITERBI CO PROCESSOR ...
Page 522: ...13 52 DSP56305 User s Manual MOTOROLA VITERBI CO PROCESSOR References ...
Page 554: ...14 32 DSP56305 User s Manual MOTOROLA CYCLIC CODE CO PROCESSOR Configuration Examples ...
Page 555: ...MOTOROLA DSP56305 User s Manual A 1 APPENDIX A BOOTSTRAP CODE ...
Page 568: ...A 14 DSP56305 User s Manual MOTOROLA Bootstrap Code ...
Page 569: ...Equates MOTOROLA DSP56305 User s Manual B 1 APPENDIX B EQUATES ...
Page 589: ...MOTOROLA DSP56305 User s Manual C 1 APPENDIX C JTAG BSDL ...
Page 590: ...C 2 DSP56305 User s Manual MOTOROLA JTAG BSDL ...
Page 600: ...C 12 DSP56305 User s Manual MOTOROLA JTAG BSDL ...
Page 601: ...MOTOROLA DSP56305 User s Manual D 1 APPENDIX D PROGRAMMING REFERENCE ...
Page 602: ...D 2 DSP56305 User s Manual MOTOROLA PROGRAMMING REFERENCE ...
Page 661: ...Y MOTOROLA DSP56305 User s Manual Index 11 ...
Page 662: ...Y Index 12 DSP56305 User s Manual MOTOROLA ...