7 – Manufacturing Test
IGLOO2 FPGA Evaluation Kit User Guide
55
Figure 33.
Enabling PRBS Pattern Generation
Once the PRBS GEN+CHECKER is enabled, observe the PRBS error count for Lane 1. It should be 0.
0 on PRBS error count shows that the internal loopback test is successful for SERDES Lane 1. Value
otherthan 0 indicated that the external loopback test is not successful and it has the number of errors it
shown.
3. Close
SERDES TEST APP
window once the test is completed.
LPDDR and SPI Test
Use the following procedure to initiate LPDDR and SPI tests on IGLOO2 Evaluation Kit:
1. Connect USB cable (mini USB to Type A USB cable) to J18 and other end of the cable to the USB port
of test PC. This is required for SERDES GUI UART communication.
2. Switch
ON
the SW7 power supply switch.
3. Make sure that the board is programmed with IGLOO2_MTD_top.stp file.
4. Double-click the MTD_TESTER.exe file to open the MTD TESTER to test the Evaluation Kit board.
Figure 34
shows the MTD TESTER window.
Figure 34.
MTD TESTER Window
5. Click the
port settings
tab in the
MTD TESTER
window.