MeiG_SLM320_Hardware Design Manual
MeiG Smart Technology Co., Ltd
16/89
19
GND
G
GND
20
RESET_N
I
VILnom=0V
VIHnom=1.8V
Module reset signal, low
level valid
21
PWRKEY
I
VILnom=0V
VIHnom=1.8V
Module power on / off
signal
Low level active
22
GND
G
GND
23
SD1_DETECT
I
VILnom=0V
VIHnom=1.8V
SD card hot swap
detection signal
If not, please suspend
this pin
24
PCM_IN(I2S_DI) I
VILnom=0V
VIHnom=1.8V
PCM data input
If not, please suspend
this pin
25
PCM_OUT(I2S_
DO)
O
VOLnom=0V
VOHnom=1.8V
PCM data output
If not, please suspend
this pin
26
PCM_SYNC(I2S
_SYNC)
I/O 0V/1.8V
PCM data
synchronization signal
If not, please suspend
this pin
27
PCM_CLK(I2S_
CLK)
I/O 0V/1.8V
PCM clock signal
If not, please suspend
this pin
28
SDC2_DATA_3 I/O 1.8V/3.0V
SDC2_DATA_3
If not, please suspend
this pin
29
SDC2_DATA_2 I/O 1.8V/3.0V
SDC2_DATA_2
If not, please suspend
this pin
30
SDC2_DATA_1 I/O 1.8V/3.0V
SDC2_DATA_1
If not, please suspend
this pin
31
SDC2_DATA_0 I/O 1.8V/3.0V
SDC2_DATA_0
If not, please suspend
this pin
32
SDC2_CLK
O
1.8V/3.0V
SDC2_CLK
If not, please suspend
this pin
33
SDC2_CMD
O
1.8V/3.0V
SDC2_CMD
If not, please suspend
this pin
34
VDD_SDIO
PO 1.8V/3.0V
SD card pull-up power
supply, power supply
capacity 150mA