MeiG_SLM320_Hardware Design Manual
MeiG Smart Technology Co., Ltd
18/89
50
GND
G
GND
51
GND
G
GND
52
GND
G
GND
53
GND
G
GND
54
GND
G
GND
55
RESERVED
RESERVED
56
GND
G
GND
57
VBAT_RF
PI
Vmax=4.5V
Vmin=3.2V
Vnorm=3.6V
RF power input
Connected to
Vbat
58
VBAT_RF
PI
Vmax=4.5V
Vmin=3.2V
Vnorm=3.6V
RF power input
Connected to
Vbat
59
VBAT_BB
PI
Vmax=4.5V
Vmin=3.2V
Vnorm=3.6V
Baseband power input
Connected to
Vbat
60
VBAT_BB
PI
Vmax=4.5V
Vmin=3.2V
Vnorm=3.6V
Baseband power input
Connected to
Vbat
61
STATUS
O
VOLnom=0V
VOHnom=1.8V
Reserved status
indication interface
If not, please suspend
this pin
62
RI*
O
VOLnom=0V
VOHnom=1.8V
Module output ringing
prompt
If not, please suspend
this pin
GPIO22
63
UART2_TXD
O
VOLnom=0V
VOHnom=1.8V
Module sends data
If not, please suspend
this pin
UART2_TXD
64
CTS*
O
VOLnom=0V
VOHnom=1.8V
Module clear send
UART1_CTS
65
RTS*
O
VOLnom=0V
VOHnom=1.8V
Module request sending UART1_RTS
66
UART_2_RXD
O
VOLnom=0V
VOHnom=1.8V
The module receives
data
UART_2_RX
D
67
MAIN_TXD
O
VOLnom=0V
VOHnom=1.8V
Module sends data
If not, please suspend
this pin
UART1_ TXD,
for at
command
68
MAIN_RXD
I
VILnom=0V
VIHnom=1.8V
The module receives
data
UART1_
RXD, for at