LSI Symbios SYM53C040, Technical Manual

Page: 199 / 214

Index IX-5
multipurpose LED bank 2L
input register 8-30
latch mask register 8-31
latch register 8-32
output register 8-29
O
ODR 4-3
operating conditions 9-2
output data register 4-3
P
PA[7:0] bits 5-5
parallel ESI/ value bit 5-5
,
5-6
parity error bit 4-11
PCST0–PCST1 registers 5-3
pending interrupt bit 6-5
,
6-6
pending interrupt not bit
PIN bit 6-8
PERR bit 4-11
PESI/ bit 5-5
,
5-6
PHAD0–PHAD1 register 5-5
phase match bit 4-11
physical address register 5-5
PIN bit 6-5
,
6-6
PMATCH bit 4-11
PME bit 5-3
POC0 register 8-4
POC1 register 8-5
port access 2-25
port busy flag bit 5-4
port control/status register 5-3
port manual enable bit 5-3
power pins 3-17
power-on configuration one register 8-5
power-on configuration options 2-21
automatic branch generation 2-21
power-on configuration zero register 8-4
power-on options
download port select 2-23
serial ROM 2-22
serial ROM chip address 2-22
power-on reset, 2-23
program memory 2-3
programmed I/O transfers 2-8
protocol
SCSI 2-3
R
RD/ bit 5-6
,
5-7
RDATA0–RDATA1 register 5-3
read data register 5-3
read interrupt bit 5-4
read register full bit 5-4
receive operations 2-13
register bits
8067 interface data nibble 5-6
,
5-7
8067 port 0 interrupt 7-8
,
7-14
,
7-15
8067 port 1 interrupt 7-8
,
7-14
,
7-15
8067 read data 5-3
8067 write data 5-3
A[6:0] 6-3
AACK 4-4
AAS 6-8
AATN 4-5
ABSY 4-5
ACD 4-8
ACK 4-12
,
6-6
,
6-7
ACK/ 5-6
,
5-7
acknowledge 4-12
,
6-6
,
6-7
active SCL frequency 6-3
ADB 4-5
address 0 bit 6-8
addressed as slave 6-8
AIO 4-8
AIP 4-4
AMSG 4-8
ARB 4-7
arbitrate 4-7
arbitration in progress 4-4
arbitration/selection LVD 4-6
AREQ 4-8
ARST 4-4
AS_LVD 4-6
ASEL 4-5
ASF 6-3
assert ACK/ 4-4
assert ATN/ 4-5
assert BSY/ 4-5
assert C_D/ 4-8
assert data bus 4-5
assert I_O/ 4-8
assert MSG/ 4-8
assert REQ/ 4-8
assert SEL/ 4-5
assert SRST 4-4
ATN 4-11
attention 4-11
BB_N 6-9
BER 6-8
BERR 4-11
BSY 4-9
,
5-4
bus busy 6-9
bus error detection 6-8