iWave Hardware User Guide, Hardware User'S Manual

Page: 4 / 80

REL1.0
Page 4 of 80
Zynq Ult MPSoC SOM Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
Table of Contents
1. INTRODUCTION .................................................................................................................................................. 7
1.1 Purpose ....................................................................................................................................................... 7
1.2 SOM Overview ............................................................................................................................................. 7
1.3 List of Acronyms .......................................................................................................................................... 7
1.4 Terminlogy Description ................................................................................................................................ 9
1.5 References................................................................................................................................................... 9
2. ARCHITECTURE AND DESIGN ............................................................................................................................ 10
2.1 Zynq Ult MPSoC SOM Block Diagram ............................................................................................. 10
2.2 Zynq Ult MPSoC SOM Features ..................................................................................................... 11
2.3 Zynq Ult MPSoC ............................................................................................................................ 14
2.3.1 MPSoC Power ........................................................................................................................................ 16
2.3.2 MPSoC Reset ......................................................................................................................................... 17
2.3.3 MPSoC Reference Clock ......................................................................................................................... 17
2.3.4 MPSoC Configuration & Status ............................................................................................................... 18
2.3.5 MPSoC Boot Mode Switch ..................................................................................................................... 19
2.3.6 MPSoC System Monitor/ADC ................................................................................................................. 20
2.4 PMIC with RTC ........................................................................................................................................... 20
2.5 Memory..................................................................................................................................................... 21
2.5.1 DDR4 SDRAM with ECC for PS ................................................................................................................ 21
2.5.2 DDR4 SDRAM for PL ............................................................................................................................... 21
2.5.3 eMMC Flash ........................................................................................................................................... 21
2.6 On SOM Fearures ...................................................................................................................................... 22
2.6.1 JTAG Header .......................................................................................................................................... 22
2.6.2 Fan Header ............................................................................................................................................ 24
2.7 Board to Board Connector1 ....................................................................................................................... 25
2.7.1 PS Interfaces .......................................................................................................................................... 30
2.7.1.1 PS-GTR Transceivers ....................................................................................................................... 30
2.7.1.2 RGMII/ULPI Interface ..................................................................................................................... 31
2.7.1.3 CAN Interface ................................................................................................................................. 33
2.7.2 PL Interfaces .......................................................................................................................................... 34
2.7.2.1 GTH High Speed Transceivers ......................................................................................................... 34
2.7.2.2 PL IOs – HD BANK45 ....................................................................................................................... 38
2.7.2.3 PL IOs – HD BANK46 ....................................................................................................................... 41
2.7.3 Power Control Input .............................................................................................................................. 44
2.8 Board to Board Connector2 ....................................................................................................................... 45
2.8.1 PS Interfaces .......................................................................................................................................... 49
2.8.1.1 PS-GTR High Speed Transceivers ..................................................................................................... 49
2.8.1.2 Gigabit Ethernet Interface .............................................................................................................. 50
2.8.1.3 USB2.0 OTG Interface ..................................................................................................................... 51
2.8.1.4 SD/SDIO Interface .......................................................................................................................... 51
2.8.1.5 SPI Interface ................................................................................................................................... 52