![IEI Technology NANO-945GSE2 User Manual Download Page 158](http://html2.mh-extra.com/html/iei-technology/nano-945gse2/nano-945gse2_user-manual_4075410158.webp)
NANO-945GSE2
Page 144
DMA
Direct Memory Access (DMA) enables some peripheral devices to
bypass the system processor and communicate directly with the system
memory.
DIMM
Dual Inline Memory Modules are a type of RAM that offer a 64-bit data
bus and have separate electrical contacts on each side of the module.
DIO
The digital inputs and digital outputs are general control signals that
control the on/off circuit of external devices or TTL devices. Data can be
read or written to the selected address to enable the DIO functions.
EHCI
The Enhanced Host Controller Interface (EHCI) specification is a
register-level interface description for USB 2.0 Host Controllers.
EIDE
Enhanced IDE (EIDE) is a newer IDE interface standard that has data
transfer rates between 4.0 MBps and 16.6 MBps.
EIST
Enhanced Intel® SpeedStep Technology (EIST) allows users to modify
the power consumption levels and processor performance through
application software. The application software changes the bus-to-core
frequency ratio and the processor core voltage.
FSB
The Front Side Bus (FSB) is the bi-directional communication channel
between the processor and the Northbridge chipset.
GbE
Gigabit Ethernet (GbE) is an Ethernet version that transfers data at 1.0
Gbps and complies with the
368H
IEEE 802.3-2005 standard.
GPIO
General purpose input
HDD
Hard disk drive (HDD) is a type of magnetic, non-volatile computer
storage device that stores digitally encoded data.
ICH
The Input/Ouput Control Hub (ICH) is an Intel® Southbridge chipset.
IrDA
Infrared Data Association (IrDA) specify infrared data transmission
protocols used to enable electronic devices to wirelessly communicate
with each other.
L1 Cache
The Level 1 Cache (L1 Cache) is a small memory cache built into the
system processor.
L2 Cache
The Level 2 Cache (L2 Cache) is an external processor memory cache.
Summary of Contents for NANO-945GSE2
Page 8: ...NANO 945GSE2 Page viii ROHS COMPLIANT UNDER 2002 95 EC WITHOUT MERCURY 156...
Page 15: ...NANO 945GSE2 Page 1 Chapter 1 1 Introduction...
Page 17: ...NANO 945GSE2 Page 3 Figure 1 2 NANO 945GSE2 Overview...
Page 22: ...NANO 945GSE2 Page 8 Chapter 2 2 Unpacking...
Page 26: ...NANO 945GSE2 Page 12 Chapter 3 3 Connector Pinouts...
Page 57: ...NANO 945GSE2 Page 43 Chapter 4 4 Installation...
Page 86: ...NANO 945GSE2 Page 72 Chapter 5 5 BIOS Screens...
Page 123: ...NANO 945GSE2 Page 109 Chapter 6 6 Software Drivers...
Page 152: ...NANO 945GSE2 Page 138 Appendix A A BIOS Options...
Page 156: ...NANO 945GSE2 Page 142 Appendix B B Terminology...
Page 160: ...NANO 945GSE2 Page 146 Appendix C C Digital I O Interface...
Page 163: ...NANO 945GSE2 Page 149 Appendix D D Watchdog Timer...
Page 166: ...NANO 945GSE2 Page 152 Appendix E E Compatibility...
Page 169: ...NANO 945GSE2 Page 155 Appendix F F Hazardous Materials Disclosure...