29
iO1000 Detailed Service Manual - THEORY OF OPERATION
Figure 14. REDCAP Diagram
SIM(5)
STDB
SRDB
SFSB(2)
SCKB(2)
STDA
SRDA
SFSA(2)
SCKA(2)
MOSI
MISO
SCK
SPICS(5)
ADRS(22)
DATA(16)
R/W
OE
EB0, EB1
CS(6)
MOD
INT(6)
INT6/DRS/
STDA/TRST
INT7/DTR/SCLK/
SRDA/TMS
RST_OUT
RST_IN
COLUMN(5)
ROW5/IC2B/GPIO
COL
UMN6/OC1
COL
UMN5/GPIO
COL
UMN7/PWM
ROW6/DCD/SCA2A/DSP_DE
ROW7/RI/SCKA/TCK
ROW(5)
Baseband
CODEC
Serial Port
BBP
Counter
Audio
CODEC
Serial Port
SAP
DSP Timer
BRM
QSPI
SIM
External
Interface
Module
RESET
RAM (512 x 32)
ROM (4k x 32)
MCU Timers/PWM/
PIT/Watchdog
MCU
Core
Peripheral I/F Gaskat
PIG
GPReg
DSP_IRQ
YROM 9Kx16
YRAM 8Kx16
XROM 9Kx16
XRAM 7Kx16
Shared X/MCU RAM1Kx16
Clocks/PLL
Layer 1
Timer
MCU
Debug
JTAG/OnCE
UART
MUX
PROM (48K x 24)
(24K x 24)
PRAM (512 x 24)
(24K x 24)
CKIH,CKIL
CKOH,CKO
TOUT(8)
DEBUG(6)
DSP_DE
JTAG(5)
MCU_DE
TEST
RTS/IC2A/
RESET_IN
MUX_CTL
CTS/MCU_DE
TX/TDO
RX/IC1/TDI
MCU Int. Ctl
MCU/DSP
Interface
MDI
DSP
Core
Keypad
Interface
GPIO
REDCAP FUNCTIONAL BLOCK DIAGRAM