background image

Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied
copyright or patent licenses granted hereunder by Motorola or IBM to design, modify the design of, or fabricate circuits based on the information in this
document.

The PowerPC 603 microprocessor embodies the intellectual property of Motorola and of IBM. However, neither Motorola nor IBM assumes any responsibility or

liability as to any aspects of the performance, operation, or other attributes of the microprocessor as marketed by the other party or by any third party. Neither
Motorola nor IBM is to be considered an agent or representative of the other, and neither has assumed, created, or granted hereby any right or authority to the
other, or to any third party, to assume or create any express or implied obligations on its behalf. Information such as errata sheets and data sheets, as well as sales
terms and conditions such as prices, schedules, and support, for the product may vary as between parties selling the product. Accordingly, customers wishing to
learn more information about the products as marketed by a given party should contact that party.

Both Motorola and IBM reserve the right to modify this manual and/or any of the products as described herein without further notice. NOTHING IN THIS MANUAL,

NOR IN ANY OF THE ERRATA SHEETS, DATA SHEETS, AND OTHER SUPPORTING DOCUMENTATION, SHALL BE INTERPRETED AS THE CONVEYANCE
BY MOTOROLA OR IBM OF AN EXPRESS WARRANTY OF ANY KIND OR IMPLIED WARRANTY, REPRESENTATION, OR GUARANTEE REGARDING THE
MERCHANTABILITY OR FITNESS OF THE PRODUCTS FOR ANY PARTICULAR PURPOSE
. Neither Motorola nor IBM assumes any liability or obligation for
damages of any kind arising out of the application or use of these materials. Any warranty or other obligations as to the products described herein shall be
undertaken solely by the marketing party to the customer, under a separate sale agreement between the marketing party and the customer. In the absence of such
an agreement, no liability is assumed by Motorola, IBM, or the marketing party for any damages, actual or otherwise.

“Typical” parameters can and do vary in different applications. All operating parameters, including “Typicals,” must be validated for each customer application by

customer’s technical experts. Neither Motorola nor IBM convey any license under their respective intellectual property rights nor the rights of others. Neither
Motorola nor IBM makes any claim, warranty, or representation, express or implied, that the products described in this manual are designed, intended, or authorized
for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application
in which the failure of the product could create a situation where personal injury or death may occur. Should customer purchase or use the products for any such
unintended or unauthorized application, customer shall indemnify and hold Motorola and IBM and their respective officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal
injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola or IBM was negligent regarding the design or
manufacture of the part.

Motorola and 

 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

IBM and IBM logo are registered trademarks, and IBM Microelectronics is a trademark of International Business Machines Corp.

The PowerPC name, PowerPC logotype, PowerPC 603, and PowerPC Architecture are trademarks of International Business Machines Corp. used by Motorola
under license from International Business Machines Corp. International Business Machines Corporation is an Equal Opportunity/Affirmative Action Employer.

Motorola Literature Distribution Centers:
USA: Motorola Literature Distribution, P.O. Box 20912, Phoenix, Arizona 85036; FAX (602) 994-6430
JAPAN: Nippon Motorola Ltd., 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.
ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd., Silicon Harbour Centre, No. 2 Dai King Street, Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong.
Technical Information: Motorola Inc. Semiconductor Products Sector Technical Responsiveness Center; (800) 521-6274.
Document Comments: FAX (512) 891-2638, Attn: RISC Applications Engineering.

IBM Microelectronics Division:
USA: IBM Microelectronics Division, Mail Stop A25/862-1, PowerPC Marketing, 1000 River Street, Essex Junction, VT 05452-4299; 
Tel.: (800) PowerPC [(800) 769-3772]; FAX (800) POWERfax [(800) 769-3732].
EUROPE: IBM Microelectronics Division, PowerPC Marketing, Dept. 1045, 224 Boulevard J.F. Kennedy, 91105 Corbeil-Essonnes CEDEX,
France; Tel. (33) 1-60-88 5167; FAX (33) 1-60-88 4920.
JAPAN: IBM Microelectronics Division, PowerPC Marketing, Dept., R0260, 800 Ichimiyake, Yasu-cho, Yasu-gun, Shinga-ken, 
Japan 520-23; Tel. (81) 775-87-4745; FAX (81) 775-87-4735.

Summary of Contents for MPC603EC

Page 1: ...ocessor is an implementation of the PowerPC family of reduced instruction set computer RISC microprocessors This document contains pertinent physical characteristics of the 603 For functional characte...

Page 2: ...ndependent on chip 8 Kbyte two way set associative physically addressed caches for instructions and data and on chip instruction and data memory management units MMUs The MMUs contain 64 entry two way...

Page 3: ...m 8 Kbyte instruction cache two way set associative physically addressed LRU replacement algorithm Cache write back or write through operation programmable on a per page or per block basis BPU that pe...

Page 4: ...ble 1 and Table 2 provide the absolute maximum ratings thermal characteristics and DC electrical characteristics for the 603 Table 1 Absolute Maximum Ratings Characteristic Symbol Value Unit Supply vo...

Page 5: ...ate leakage current Vin 3 465 V1 Vin 5 5 V1 ITSI 10 A ITSI TBD A Output high voltage IOH 9 mA VOH 2 4 V Output low voltage IOL 14 mA VOL 0 4 V Capacitance Vin 0 V f 1 MHz2 excludes TS ABB DBB and ARTR...

Page 6: ...Typical 2 0 mW 2 1 Typical 2 0 2 0 mW Note 1 The values provided for this mode do not include pad driver power OVDD or analog supply power AVDD Worst case AVDD 15 mW Table 5 Clock AC Timing Specificat...

Page 7: ...LK are reached during the power on reset sequence This specification also applies when the PLL has been disabled and subsequently re enabled during sleep mode Also note that HRESET must be held assert...

Page 8: ...for DRTRY QACK and TLBISYNC 0 0 0 0 0 ns 4 6 7 Notes 1 All input specifications are measured from the TTL level 0 8 or 2 0 V of the signal in question to the 1 4 V of the rising edge of the input SYSC...

Page 9: ...CLK frequencies Table 7 Output AC Timing Specifications Vdd 3 3 5 V dc GND 0 V dc CL 50 pF 0 TJ 105 C Num Characteristic 25 33 33 40 50 66 67 Unit Notes Min Max Min Max Min Max Min Max Min Max 12 SYSC...

Page 10: ...s are measured from the 1 4 V of the rising edge of SYSCLK to the TTL level 0 8 V or 2 0 V of the signal in question Both input and output timings are measured at the pin See Figure 4 2 All maximum ti...

Page 11: ...ions REV 2 11 Preliminary Subject to Change without Notice Figure 4 Output Timing Diagram SYSCLK 12 14 13 15 16 16 ALL OUTPUTS Except TS ABB TS ARTRY ABB DBB VM VM VM Midpoint Voltage 1 4 V DBB ARTRY...

Page 12: ...k pulse width measured at 1 4 V 25 ns 3 TCK rise and fall times 0 3 ns 4 TRST setup time to TCK rising edge 13 ns 1 5 TRST assert time 40 ns 6 Boundary scan input data setup time 6 ns 2 7 Boundary sca...

Page 13: ...ary scan timing diagram Figure 7 Boundary Scan Timing Diagram Figure 8 provides the test access port timing diagram Figure 8 Test Access Port Timing Diagram 4 5 TRST TCK 6 7 Input Data Valid 8 9 8 Out...

Page 14: ...152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 OVDD GND OGND CI WT QACK TBEN TLBISYNC RSRV AP0 AP1 OVDD OGND AP2 AP3 CS...

Page 15: ...I O AVDD 209 High Input BG 27 Low Input BR 219 Low Output CI 237 Low Output CLK_OUT 221 Output CKSTP_IN 215 Low Input CKSTP_OUT 216 Low Output CSE 225 High Output DBB 145 Low I O DBDIS 153 Low Input...

Page 16: ...28 138 148 163 173 183 194 222 229 240 High Input PLL_CFG0 PLL_CFG3 213 211 210 208 High Input QACK 235 Low Input QREQ 31 Low Output RSRV 232 Low Output SMI 187 Low Input SRESET 189 Low Input SYSCLK 2...

Page 17: ...that the 603 is currently offered in two types of CQFP packages the Motorola wire bond CQFP and the IBM C4 CQFP 1 6 1 Motorola Wire Bond CQFP Package Description The following sections provide the pac...

Page 18: ...chanical Dimensions of the Motorola Wire Bond CQFP Package Reduced pin count shown for clarity 60 pins per side Min Max A 30 86 31 75 B 34 6 BSC C 3 75 4 15 D 0 5 BSC E 0 18 0 30 F 3 10 3 90 G 0 13 0...

Page 19: ...ameters are as provided in the following list The package type is 32 mm x 32 mm 240 pin ceramic quad flat pack Package outline 32 mm x 32 mm Interconnects 240 Pitch 0 5 mm Lead plating Ni Au Solder jo...

Page 20: ...Figure 11 Mechanical Dimensions of the IBM C4 CQFP Package Reduced pin count shown for clarity 60 pins per side Min Max A 31 8 32 2 B 34 4 34 8 C 3 05 3 15 D 0 45 0 55 E 0 18 0 28 Clip Leadframe Chip...

Page 21: ...d should not exceed 200 MHz 2 In PLL bypass mode the SYSCLK input signal clocks the internal processor directly the PLL is disabled and the bus mode is set for 1 1 mode operation This mode is intended...

Page 22: ...close as possible to their associated Vdd pin Surface mount tantulum or ceramic devices are preferred It is also recommended that these decoupling capacitors receive their power from Vdd and GND powe...

Page 23: ...he device In this environment it can be assumed that all the heat is dissipated to the ambient through the heat sink so the junction to ambient thermal resistance is the sum of the resistances from th...

Page 24: ...Thermal resistance junction to heat sink R js or js 1 1 C Watt junction to heat sink 1 7 6 2 Thermal Management Example The following example is based on a typical desktop configuration using an IBM...

Page 25: ...the reliability limits of the device Notes 1 Junction to ambient thermal resistance is based on modeling 2 Junction to heat sink thermal resistance is based on measurements and model using thermal tes...

Page 26: ...6 provides a detailed description of the IBM part number for the 603 Figure 16 IBM Part Number Key Table 11 Ordering Information for the PowerPC 603 Microprocessor Package Type Internal Frequency Bus...

Page 27: ...follows Heat sink adhesive AIEG 7655 IBM reference drawing 99F4869 Test socket Yamaichi QFP PO 0 5 240P Signal 165 Power ground 75 Total 240 A 1 Package Environmental Operation Shipment and Storage Re...

Page 28: ...mbly process no solvent can be used with the C4FP and no more than 3 Kg of force must be applied normal to the top of the package prior to during or after card assembly Other details of the card assem...

Page 29: ...om side pressure of 44 psig water temperature of 62 5 C 2 5 C dwell time of 48 seconds minimum water flow rate of 350 liters minute Wash chamber 2 top and bottom sprays minimum top side pressure of 32...

Page 30: ...erty rights nor the rights of others Neither Motorola nor IBM makes any claim warranty or representation express or implied that the products described in this manual are designed intended or authoriz...

Reviews: