Honeywell bendis king KLN 94, Maintenance Manual, Page: 28 / 172

BENDIX/KING KLN 94
Rev 0, Sept/2000 15599M00.JA Page 4-29
TABLE 4-4 Host Processor Address Map
4.3.4.2.4 Host Flash Memories
The 8Mbit (512k x 16) flash memory (U5010) has a 16 kbyte boot block. This Boot Block is to
ensure that the Boot Software is blocked from any accidental write cycles. For read operations,
MAIN_8M_BOOT_CSn is low, MAIN_RDn is low, and MAIN_WRn is high because of decoding
logic of U5029 and U5041.
During program and erasure, a BDM adapter is connected to J5100. A VPP of +5VDC will be sup-
plied to the Flash VPP when HW_PGM_EN is pulled high by the U5029 PLD. Aternatively, both
the Enter and Cursor keys can be depressed and Program code can be loaded via the Data Load-
er RS-232 interface. Memory contents of U5010 can then be altered.
4.3.4.2.5 Host Non-Volatile Memory
The Host side of MAIN Board contains one 512kbyte (512k x 8) of non-volatile RAM. The non-
volatile RAM U5024 retains its data by applying the battery voltage (VCC_BAT) connected to pin
32 through U5002 pin 2. This will also hold MAIN_SRAM_CSn high to avoid any spurious chip
selects in the power down cycle when the unit is turned off. When powered on, +5V will provide
the required supply voltage to the RAM through U5002. MAIN_SRAM_CS_INn at pin 13 of U5002
controls MAIN_SRAM_CSn.
4.3.4.2.6 Database Interface
The maximum capacity of the Database Flash Memory Chip (U5009) is 4MBytes and is divided
into banks of 64kbyte. To select each of the banks, 6 bank select lines BS(5:0) are decoded with
U5023 using DISCRETE_CS2n, MAIN_DATA_BUS(15:0) and MAIN_WRn.
The MAIN_DB_CSn is used to enable each 64K bank. To support bank crossover, another chip
select line, DBXOVER_CSn (CS2*), is used to address the 2K memory segment following a given
bank. A 6-bit adder in the U5023 PLD implements the crossover. Note that the adding occurs
without any extra programming since the microprocessor’s CS2* chip select will automatically ac-
tivate once the 64kbyte address is exceeded.
uP Chip Select Designation Size Space Data
Size,
bits
CSBOOT* ROM_CSn 512K 00000-7FFFF 16
FC1_CS4* XROM_CSn 256K 80000-BFFFF 16
BG_CS1* DB_CSn 64K C0000-CFFFF 8
BGACK_CS2* DBXOVER_CSn 2K D0000-D07FF 8
FC2_CS5* SRAM1_CSn 62K D0800-DFFFF 8
A20_CS7* SRAM2_CSn 112K E0000-FBFFF 8
A22_CS9* PERI_CSn 16K FC000-FFFFF 8
A19_CS6* DPRAM_CSn 2K FC000-FC7FF 8
BR_CS0* DUARTn 2K FC800-FC80F
FC810
FC811-FCFFF
8
A23_CS10* DISCRETE_CSn 2K FD000
FD001
FD002-FD7FF
8
FC0_CS3* Not used 2K FD800-FDFFF 8
A21_CS8* Not used 8K FE000-FFFFF 8