7 - 40
C156-E097-01EN
7.6.2
RESET condition
The RESET condition allows all SCSI devices to immediately release the bus. RESET has
higher priority than any other phases and bus conditions. Any SCSI device can generate the
RESET condition at any time by keeping the RST signal true for 25
µ
s (Reset Hold Time) or
more. The state of all bus signals except RST signals are undefined during the RESET
condition.
All SCSI devices must deactivate all the bus signals except RST signals and release the bus
within 800 ns (Bus Clear Delay) after the RST signal becomes true. After the RESET condition,
the SCSI bus must enter the BUS FREE phase. Figure 7.17 shows the RESET condition.
The following are the ODD operations when the RESET condition is detected.
1) All commands including those being executed and those in a stack are cleared.
2) The reserve status of the disk drive is reset.
3) The operation mode set by a message or the command is initialized as when power is turned
on.
•
The current value in the parameter set by a MODE SELECT command is initialized to
the saved value last established. If the value is not saved, it is initialized to the default
value.
•
Parameters defined for synchronous transfer between the ODD and SCSI device is
cleared. The mode defined for data transfer among all SCSI devices is initialized to
asynchronous mode.
4) The UNIT ATTENTION condition is generated for all SCSI devices.
5) The sense data is no longer retained and is cleared.
6) All data read into the data buffer in advance by the read-ahead cache feature is invalidated.
IMPORTANT
1.
The ODD does not generate a RESET condition.
2.
The ODD provides only the "hard" RESET condition specified by
the SCSI standard.
3.
Reset Hold Time (min. 25
µ
s) is specified to guarantee that any
SCSI device can recognize the occurrence the RESET condition.
On the ODD, even if the pulse width is less than 25
µ
s, the RESET
condition is effective.
Summary of Contents for MCE3064SS
Page 1: ...C156 E097 01EN MCE3064SS MCF3064SS OPTICAL DISK DRIVES PRODUCT MANUAL ...
Page 3: ...This page is intentionally left blank ...
Page 31: ...This page is intentionally left blank ...
Page 52: ...C156 E097 01EN 2 21 Figure 2 3 Example of alternate processing ...
Page 53: ...This page is intentionally left blank ...
Page 72: ...C156 E097 01EN 3 19 Figure 3 17 SCSI cable connector ...
Page 81: ...This page is intentionally left blank ...
Page 97: ...4 16 C156 E097 01EN Figure 4 5 SCSI connection check 2 ...
Page 99: ...This page is intentionally left blank ...
Page 113: ...This page is intentinally left blank ...
Page 119: ...7 2 C156 E097 01EN Host system A Host system B Figure 7 1 Example of SCSI configuration ...
Page 133: ...7 16 C156 E097 01EN Figure 7 6 ARBITRATION phase ...
Page 135: ...7 18 C156 E097 01EN µ Figure 7 7 SELECTION phase 30 30 30 30 ...
Page 141: ...7 24 C156 E097 01EN Figure 7 10 Transfer in asynchronous mode 18 18 ...
Page 145: ...7 28 C156 E097 01EN Figure 7 11 Transfer in synchronous mode 11 11 11 11 43 18 43 18 ...
Page 146: ...C156 E097 01EN 7 29 Figure 7 12 Transfer in FAST SCSI mode ...
Page 148: ...C156 E097 01EN 7 31 Figure 7 13 Data transfer rate in asynchronous mode ...
Page 158: ...C156 E097 01EN 7 41 Figure 7 17 RESET condition ...
Page 160: ...C156 E097 01EN 7 43 Figure 7 18 Bus phase sequence 1 of 2 ...
Page 161: ...7 44 C156 E097 01EN Figure 7 18 Bus phase sequence 2 of 2 ...
Page 167: ...This page is intentionally left blank ...
Page 171: ...This page is intentionally left blank ...
Page 181: ......