KIC551
K I C 5 5 1 U s e r M a n u a l
27
© 2 0 2 1 F a s t w e l V e r . 0 0 3
2.3.1 Control unit
The control unit is designed to perform the following functions:
▪ Configuring the switch units of the module in both manual and automatic modes.
▪ Backing up, storage and update of configurations in module’s nonvolatile memory.
▪ Arrangement of an interface for interaction with the user to access the module management
resources.
▪ Control of power supply to all the functional blocks of the module and system.
▪ Distribution of control signals for system elements.
▪ Control of the module service life parameters: supply voltage and temperature of critical nodes.
The control unit includes: FPGA Xilinx Spartan-6 XC6SLX25T, MK STM32F207, NAND flash drive,
multiplexers for access to configuration EEPROM, hardware watchdog timer for loading FPGA
from the reserve EEPROM, as well as real time clock.
■
FPGA
The FPGA chip installed on the KIC551 / KIC551RC module is designed for performing the
following functions:
▪ Controlling the process of supplying power to the units of the PCI Express interface module: units
of the PEX8764 PCI Express switch, 10 Gbit Ethernet JL82599EN, optical modules.
▪ Control of secondary power supplies with alarm indication and start lockout.
▪ Ability to transfer the startup control to ARM MCU.
▪ Generation of reset signals both for peripheral devices and for all the module equipment,
including the MCU (in order to reprogram the MCU).
▪ Control of generating clock signals for peripheral modules.
▪ Loading the preset configuration of the PEX8764 PCI Express switch using the DIP switches.
▪ Loading configuration of the PEX8764 PCI Express switch from the configuration SPI EEPROM.
▪ Loading configuration of optical modules from the configuration SPI EEPROM.
▪ Configuring the PEX8764 PCI Express switch using strap signals.
▪ Control of local configuration EEPROM for units: of the PEX8764 PCI Express switch, 10 Gbit
Ethernet JL82599EN, Gigabit Ethernet switch, configuration SPI EEPROM, as well as main and
reserve configuration EEPROM FPGA.
▪ Controlling indication of the status of connections of the PEX8764 PCI Express switch, system
events, temperature conditions.
▪ Possibility to modify the contents of local configuration EEPROMs: of the PEX8764 PCI Express
switch, 10 Gbit Ethernet JL82599EN, Gigabit Ethernet switch, as well as general configuration SPI
EEPROM and EEPROM storage bitstream FPGA.
