EVOC EC7-1813CLD2NA SERIES, User Manual

Page: 52 / 59

Appendix
EC7­1813CLD2NA SERIES ­ 47 ­
Appendix
Watchdog Programming Guide
The board provides a programmable watchdog timer (WDT) up to 255 levels and
timed by minute or second. Watchdog timeout event can be programmed to reset
system or generate maskable interrupts.
The available IRQ numbers for this board are: 3, 4, 5, 7, 9, 10 and 11.
Please modify the corresponding IRQ number in PCIPnP of BIOS Setup
interface into “Reserved” before using.
The following describes WDT program in C language. The steps to program WDT are
listed as follows:
Ø
Enter WDT programming mode;
Ø
Set WDT operating mode, enable WDT/disable WDT.
(1) Enter WDT Programming Mode
#define INDEX_PORT 0x2E
#define DATA_PORT 0x2F
outportb(INDEX_PORT,0x87);
outportb(INDEX_PORT,0x01);
outportb(INDEX_PORT,0x55);
outportb(INDEX_PORT,0x55);
outportb(INDEX_PORT,0x07);
outportb(DATA_PORT,0x07);
(2) Set WDT operating mode, reset mode or interrupt mode:
a. Configure WDT to reset mode
outportb(INDEX_PORT,0x72)
outportb(DATA_PORT,00);
outportb(INDEX_PORT,0x72);
int val=inportb(DATA_PORT);