Elpro Technologies 450U-E Wireless Ethernet Modem & Device Server User Manual
50
www.cooperbussmann.com/wirelessresources
Rev Version 1.0.12-Beta7
See Appendix C - Expansion I/O Registers
When adding expansion I/O modules to the 450U-E, there are two inbuilt registers used to indicating the communication
status of the module.
in
Failsafe Blocks
Fail Safe Block configuration allows the internal registers to be set to a pre-configured value on start-up as well as
configuring the DIO to reset to a predefined value after a timeout period has elapsed. Also if a remote device is sending
I/O to the local DIO and it is in communications fail the output can set to the configured
after a pre-configured
time.
In the screenshot above, register 40501 holds an analog value that is being updated from another module every 60
seconds.
The module is configured so that on start-up a value 16384 will be written into register 40501 and then start counting
130 seconds which is a little over two times the 1 minute update period from
the sending module. If after 130 seconds, the module still has not received an update from the other module, register
below.
I
will be inhibited from
sending
has been updated with a real value.
Also if the register is being read by a Modbus Master or Client an exception response will be returned as the register is
invalid. If a Modbus Master or Client is writing from a register with an invalid state to another device the message will not
be sent. The maximum number of Fail Safe blocks you can have is 50.
Registers
Purpose
First Register
First local register were the Failsafe block will start from.
Count
Number of registers to incorporate in the Failsafe block
Timeout
Time allocated to the failsafe block before triggering a failsafe state.
Initialise at Startup
Initialise the value on startup (if un ticked the register will be uninitialized (~))
Startup Value
Value to Initialise the register to on startup of the module.
Invalidate on Fail
Register will be invalidated on failure
Fail Value
Value to set the Register when a fail occurs
Figure 57 - Failsafe Block Analog