Bull Cedoc Bullx R423-E3, Installation And User Manual

Page: 76 / 98


SCU (Storage Controller Unit) Configuration
Storage Controller Unite
Select Enabled to support a PCH storage device. The options are Disabled and Enabled.
Onchip SCU Option ROM
Select Enabled to support the onboard SCU Option ROM to boot up the system via a SCU device. The
options are Disabled and Enabled.
SCU Port 0~3 : The SCU devices detected by the BIOS will be displayed .

PCIe/PCI/PnP Configuration
This submenu allows the user to configure the following PCIe/PCI/PnP settings:
PCI ROM Priority
Use this feature to select the Option ROM to boot the system when there are multiple Option ROMs
available in the system. The options are EFI Compatible ROM and Legacy ROM.
PCI Latency Timer
Use this feature to set the latency Timer of each PCI device installed on a PCI bus. Select 64 to set the
PCI latency to 64 PCI clock cycles. The options are 32, 64, 96, 128, 160, 192, 224 and 248.
Above 4G Decoding (Available if the system supports 64-bit PCI decoding)
Select Enabled to decode a PCI device that supports 64-bit in the space above 4G Address. The
options are Enabled and Disabled.
PERR# Generation
Select Enabled to allow a PCI device to generate a PERR number for a PCI Bus Signal Error Event. The
options are Enabled and Disabled.
SERR# Generation
Select Enabled to allow a PCI device to generate an SERR number for a PCI Bus Signal Error Event.
The options are Enabled and Disabled.
Maximum Payload
This feature selects the setting for the PCIE maximum payload size. The options are Auto, 128 Bytes,
256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes .
Maximum Read Request
This feature selects the setting for the PCIE maximum Read Request size. The options are Auto, 128
Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes .
66 bullx R423-E3 - Installation and User's Guide