
Registers of the IEI option module
Operating Instructions Option Module IEI for b maXX drive PLC BM4-O-IEI-01
Document No.: 5.02013.02
Baumüller Nürnberg GmbH
48
7.3
In addition, you can set the internal counter's direction of counting.
Bits 0 and 1 - Function in encoder mode / probe mode
Using bits 0 and 1, you configure the mode you selected using bit 2.
Bit 2 - Selection of encoder mode / probe mode:
Using bit 2, you select the mode in which the IEI option module is to be operated.
Bit 0
Function in encoder mode / probe mode:
Encoder mode:
Bit1
Bit0
0
0
:
Quadruple multiplication of the encoder signal
0
1
:
Double multiplication of the encoder signal
1
0
:
Single multiplication of the encoder signal
1
1
:
Reserved
Bit 1
Probe mode:
Bit1
Bit0
0
0
:
Counting of the rising and falling edge of the
24 V signal at probe 1
0
1
:
Counting of the rising edge of the 24 V signal at
probe 1
1
0
:
Reserved
1
1
:
Reserved
Bit 2
Selection of encoder mode / probe mode:
0: Encoder mode is selected
1: Probe mode is selected
Bit 3
Direction of counting (with encoder mode only):
0: If the encoder rotates clockwise, the internal counter counts up
If the encoder rotates counterclockwise, the internal counter counts down
1: If the encoder rotates clockwise, the internal counter counts down
If the encoder rotates counterclockwise, the internal counter counts up
Bit 4
Set preload value:
0: The system does not copy a preload value to the internal counter and
counter latch registers 1, 2 and 3.
1: The system copies the preload value from the counter preload register to
the internal counter and counter latch registers 1, 2 and 3.
Bit 5
Log control of the latch conditions (with encoder mode only):
0: Regardless of the order in which they occur, latch conditions 2 and 3
result in the system copying the internal counter to counter latch registers
2 and 3
1: Depending on the order in which they occur, latch conditions 2 and 3
result in the system copying the internal counter to counter latch registers
2 and 3
Bit 6 to
bit 15
Reserved