158
Analog Inputs (8 IAM)
• 4-20mA and 1-5 VDC
• Requires 24VDC Loop Power Source
• Voltage Drop :
6V DC maximum at 20mA input.
Input Response
• Analog input: 40mS
Adjustable filter from 40-65,536 msec
Sequence of Events Recording
Time Stamp Resolution
• 1mS Resolution between alarms
• 40,000 events in non-volatile memory
Time Stamp Outputs
• WEB Browser Display
• Email Notification
• Modbus, DNP, ASCII Communication Outputs
Time Synchronization
IRIG-B
• Modulated or demodulated
• 10K Input Impedance
• Accurate to 1 msec UTC
NTP
• 1-3 NTP Servers
• Typical Accuracy to 1 msec UTC
Internal Crystal
• Typical Accuracy 1 sec/day
Summary of Contents for DMS-3K
Page 2: ......
Page 10: ......
Page 12: ......
Page 15: ...Page 3...
Page 19: ...Page 7 Logic Box Diagram...
Page 30: ...18 Approvals...
Page 46: ...34...
Page 105: ...Page 93 of 206 Figure 3 28 Option Upgrade Page...
Page 108: ......
Page 118: ...106 Logic Box Diagram...
Page 119: ...Page 107 of 206 Logic Box Motherboard Outline...
Page 120: ...108 3U Logic Box Motherboard Schematic Front View...
Page 121: ...Page 109 of 206 6U Logic Box Motherboard Schematic Front View...
Page 136: ...124 I O Modules Typical Alarm Circuit Arrangement...
Page 154: ...142 I R Module...
Page 155: ...Page 143...
Page 156: ...144 8 RR Module...
Page 157: ...Page 145...
Page 158: ...146 16 RR Module...
Page 159: ...Page 147...
Page 182: ......
Page 188: ......
Page 194: ......