![background image](http://html1.mh-extra.com/html/aim/ace1553-3u-4/ace1553-3u-4_hardware-manual_2871727017.webp)
ACE1553-3U-4 Hardware Manual
9
and receives the parity bit. The decoder indicates the sync. pattern and error information (parity
error, Manchester error, framing error) via dedicated bits in a readable error register.
3.1.6 IRIG-B Encoder/Decoder and Timecode Processor (TCP)
The IRIG-B time code will be received and decoded from the TCP. The decoded millisecond
time code received from TCP is expanded by a self-generated microsecond value and
organized to a 46Bit time tag value.
The IRIG-B time encoder generates the transmitted timecode sinusoidal signal. The IRIG start-
time can be set via software.
3.1.7 System & Maintenance Controller / RS232 Maintenance Interface
The System and Maintenance Controller is used for on board debugging and board
maintenance purposes in the factory.
3.1.8 External Trigger Inputs and Outputs
For Bus Controller (BC), Remote Terminal (RT) and Bus Monitor (BM) triggering, separate
trigger input and trigger output are provided for each MILbus channel at the Front I/O connector.
The minimum trigger pulse length must be greater than 75 nanoseconds to be detected. The
trigger inputs are high active and their voltage level is of type TTL and is +5.0V tolerant.
Summary of Contents for ACE1553-3U-4
Page 2: ......
Page 6: ...ACE1553 3U 4 Hardware Manual iv THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 24: ...ACE1553 3U 4 Hardware Manual 16 THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 27: ...ACE1553 3U 4 Hardware Manual 19 Figure 4 2 PXI Front Panel PBI Trigger Routing capabilities ...
Page 30: ...ACE1553 3U 4 Hardware Manual 22 THIS PAGE IS INTENTIONALLY LEFT BLANK ...