![background image](http://html1.mh-extra.com/html/aim/ace1553-3u-4/ace1553-3u-4_hardware-manual_2871727031.webp)
ACE1553-3U-4 Hardware Manual
23
5
TECHNICAL DATA
PXI-Express / CompactPCI-Express bus:
Compatible with PCI-Express Standard (Release 1.1)
3.3V PCI-Express - 1xLane PCI-Express bus operation 2.5 Gbit/s
PXI-Express / CompactPCI-Express Hybrid/Peripheral slot compatibility
Memory:
Fast Industrial DDR2-RAM
128 MByte memory size
16 bit wide organized
shared between BIU-processor and PCI Express bus
BIU-Section:
low power, high performance 32bit RISC Processor;
core voltage 1.0V,
core speed 400 MHz,
external bus speed 100 MHz,
Encoder:
For each BIU, one Manchester Encoder with Parity generator and error
injection:
Single implementation with bus switching logic (not redundant)
Response time support via eight bit timer with 250ns resolution.
Error Injection:
Parity error on selected word
SYNC pattern definable on half bit basis on selectable word
Manchester stuck at low or high error in selected word and bit position
Gap error between selected words for 0.5 to 7.5 µs in 0.5µs steps
Bit count error on selected word +/- 3 bits
Decoder:
For each BIU, one Manchester Decoder with Parity checker and error detection.
Single implementation with bus switching logic (not redundant).
Full error detection and indication
Inter-word gap and Response Time Measurement (<=100µs) with 250ns
resolution.
Summary of Contents for ACE1553-3U-4
Page 2: ......
Page 6: ...ACE1553 3U 4 Hardware Manual iv THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 24: ...ACE1553 3U 4 Hardware Manual 16 THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 27: ...ACE1553 3U 4 Hardware Manual 19 Figure 4 2 PXI Front Panel PBI Trigger Routing capabilities ...
Page 30: ...ACE1553 3U 4 Hardware Manual 22 THIS PAGE IS INTENTIONALLY LEFT BLANK ...