Yamaha AD8HR, Руководство по обслуживанию

Страница: 35 / 107

AD8HR
35
[5] PLL test
Check automatically whether to set BNC IN to LOCK when performing the loop-back test of BNC OUT -> BNC IN.
Center frequency 4 point + vari pitch upper/lower limit 4 point
Read Fs counter for PLLP2.
[6] ATSC2 test
Sets Write/Read on the ATSC2 register and automatically tests the pass/fail of the data bus and address bus.
[7] DSP7 test
Sets Write/Read on the DSP7 register and automatically tests the pass/fail of the data bus and address bus.
Tests the send/receive signal on the SO -> ATSC2 connection of DSP7.
[8] DIT A test
Makes a 4 line serial check with the AK4101 register.
[9] DIT B test
Makes a 4 line serial check with the AK4101 register.
[10] DIR test
1. Makes a 4 line serial check with the CS8415 register.
2. Makes loop-back tests on DIGITAL OUT A CH1/2 OUT -> CH1/2 IN the same as the PLL test, automatically
testing whether to set AES/EBU IN to LOCK.
This test will be skipped. If the loop-back test jig is prepared, then you can test it with the following processes.
HA REMOTE 1
PC
COM
OUT IN DIGITAL OUT A
AD8HR
Loop-back test jig
Interconnection
Diagram
Loop-back test jig
1 5 13
14 18
D-SUB 25P Male Connector
25
WORD
CLOCK
Serial
Cross Cable
1 5
14 18
short
short
Start HyperTerminal. (Settings are as described above.)
Press ESC key on the keyboard of PC.
Turning on the power while holding down the channel select button "3" and "8" switches the AD8HR to the test program.