43: Configuring SAToP and CESoPSN
_______________________________________________________________________________________________________
_______________________________________________________________________________________________________
© Virtual Access 2018
GW6600 Series User manual
Issue: 1.7
Page 493 of 519
Web: N/A
UCI: cesopd.[port].app_bit_reverse
Opt:app_bit_reverse
Enables reverse bit order of TDM data.
N/A for E1 and analogue LL.
For X.21 it is more efficient to use the bit_reverse option.
0
Disabled.
1
Enabled.
Web: N/A
UCI: cesopd.[port].app_rx_shift
Opt:app_rx_shift
Specified shifts of TDM data.
N/A for E1.
0
Specifies the shift.
Range
-7 to 7.
E1 port settings Note: for CESoPSN an E1 port is a timeslot or group of timeslots on the E1.
Web: End
UCI: cesopd.[port].e1t1_end
Opt: e1t1_end
Specifies the TE/NT mode of the local end of the E1 interface.
For CESoPSN this should be defined for first port only.
0
TE.
1
NT.
Web: Line Code
UCI: cesopd.[port].e1t1_line_code
Opt: e1t1_line_code
Specifies the line code.
For CESoPSN this should be defined for first port only.
0
AMI.
1
HDB3.
Web: Framing
UCI: cesopd.[port].e1t1_framing
Opt: e1t1_framing
Specifies the framing. For SATOP this should be set for E1 unframed.
For CESoPSN this should be set for E1 double frame or E1 CRC-4
multiframe.
For CESoPSN this should be defined for first port only.
0
E1 unframed.
1
E1 double frame (basic frame).
2
E1 CRC-4 multi-frame
Web: Impedance
UCI: cesopd.[port].e1t1_line_code
Opt: e1t1_line_code
Specifies the impedance.
For CESoPSN this should be defined for first port only.
0
75 ohm.
1
120 ohm.
Web: Timeslot
UCI: cesopd.[port].e1t1_line_code
Opt: e1t1_line_code
Specifies the timeslot(s).
For multiple timeslots use a colon separated list of timeslots and/or
timeslot ranges e.g. 1:5:15-20:30-31
0
Specifies the timeslot
Range
SAToP : 0
CESoPSN : 1-31
Web: Protocol
UCI: cesopd.[port].e1t1_protocol
Opt: e1t1_protocol
Specifies the protocol.
If set for HDLC the timeslot or timeslot group is configured for HDLC
and the pseudowire is an HDLC pseudowire.
0
Transparent (for SAToP/CESoPSN).
1
HDLC.
Table 177: Information table for advanced port settings
Web Field/UCI/Package Option
Description
Web:DCE
UCI: cesopd.[port].dce
Opt: dce
Enables DCE mode.
N/A for E1 and analogue LL.
0
Disabled.
1
Enabled.
Web:FIFO IRQ Level
UCI: cesopd.[port].fifo_irq_level
Opt: fifo_irq_level
Specifies the FIFO IRQ Level.
1
Specifies the IRQ level.
Range
1-5.
Web:Bit reverse
UCI: cesopd.[port].bit_reverse
Opt: bit_reverse
Enables reverse bit order of TDM data.
0
Disabled.
1
Enabled.