VIA Technologies SOM-9X35, Руководство по конструкции

Страница: 4 / 81

Carrier Board Design Guide for SOM-9X35 Module
iv
Table of Contents
1. Introduction .................................................................................................................................................... 1
1.1 Document Overview ............................................................................................................................. 1
1.2 Acronyms Used ..................................................................................................................................... 2
1.3 I/O Parameter Definitions ..................................................................................................................... 3
1.4 Schematic Conventions ......................................................................................................................... 3
2. General Carrier Board Recommendations ..................................................................................................... 4
2.1 PCB Stack-Up ......................................................................................................................................... 4
2.1.1 6-Layer PCB Stack-up Example ...................................................................................................... 5
2.1.2 Impedance Requirements .............................................................................................................. 5
2.2 General Layout & Routing Guidelines ................................................................................................... 6
2.2.1 General Layout & Routing Guidelines ........................................................................................... 6
2.2.2 General Trace Attribute Recommendation .................................................................................... 7
2.2.3 General Clock Routing Considerations ........................................................................................... 8
2.2.4 Trace Bend Geometry .................................................................................................................... 9
2.2.5 Signal Proximity ............................................................................................................................. 9
2.2.6 Trace Stubs ................................................................................................................................... 10
2.2.7 Ground Planes Under Pads .......................................................................................................... 10
2.2.8 Differential Pair Signals ................................................................................................................ 11
2.2.9 Length Matching .......................................................................................................................... 11
3. SOM-9X35 Module & M.2 Slot Specification Overview ............................................................................... 15
3.1 SOM-9X35 Module Placement ........................................................................................................... 15
3.2 SOM-9X35 Module & Carrier Board Dimensions ............................................................................... 16
3.3 M.2 Slot .............................................................................................................................................. 17
3.3.1 M.2 Slot Dimensions ................................................................................................................... 17
3.3.2 M.2 Slot Height Notes ................................................................................................................. 18
3.3.3 M.2 Slot Placement (unit mm) ..................................................................................................... 18
3.4 M.2 Slot Pin Assignments ................................................................................................................... 18
3.4.1 M.2 Slot Reference Schematics .................................................................................................... 28
4. Layout & Routing Recommendation ............................................................................................................. 30
4.1 HDMI Interface ................................................................................................................................... 30
4.1.1 HDMI Signal Definition ................................................................................................................. 30
4.1.2 HDMI Layout & Routing Recommendations ................................................................................ 31
4.1.3 HDMI Reference Schematics ....................................................................................................... 32
4.2 MIPI DSI Interface .............................................................................................................................. 34
4.2.1 MIPI DSI Signal Definition ............................................................................................................ 34
4.2.2 MIPI DSI Layout & Routing Recommendations ............................................................................ 35
4.2.3 MIPI DSI Reference Schematics ................................................................................................... 36
4.2.4 LCD Backlight & Bias Voltage Reference Schematics ................................................................... 37
4.3 LVDS Interface .................................................................................................................................... 37
4.3.1 LVDS Signal Definition .................................................................................................................. 37
4.3.2 LVDS Reference Schematics ......................................................................................................... 40
4.4 MIPI CSI Interface ............................................................................................................................... 41
4.4.1 MIPI CSI Signal Definition ............................................................................................................ 41