www.ti.com
Board Layout
Figure 9. PCB Layer 4 (GND Plane)
Figure 10. PCB Layer 5 (Inner Signal Layer 2)
33
SLVUAF8C – June 2015 – Revised November 2015
TPS65982 Evaluation Module
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated